








VALID OUTPUT GENERATIONS ARE:
-01L = N310 (PN 785067-01)
-02L = N300 w/o TPM (PN 785066-01)
-03L = N310 w/o TPM (PN 786465-01)

Revisions	
REV	Description





Please check the actual clock page for this part




Design Team		Ettus Research		4600 Patrick Henry Drive Santa Clara, CA 95054 USA	
DRAWN BY	DATE	SCH_USRP_N3XX_XC7ZXXX_10GIGE_MOTHERBOARD		REV 1	
REVIEWED BY	DATE	DOC CODE		FILE NAME: 159064F-01	
WRITTEN BY	DATE	TECHNICAL		DATE: 8/22/2018	
ENGINEER	DATE	ENGINEER		PAGE: 1 OF 26	










Essential Board Components			
USRP N3XX, XC7ZXXX, 10GIGE, MOTHERBOARD			
SIZE	DOC CODE	DRAWING PROJECT NO	REV
C	7U296	159064F-01	1
FILE NAME 02_Essential_SchDoc		DATE 5/21/2018	SHEET 2 OF 25





▶ Inverted LVDS Pairs







FPGA PL I/O Assignment Part A				
USRIP N3XX, XC7ZXXX, 10GIGE, MOTHERBOARD				
SIZE	DOC CODE	DRAWING PROJECT NO	REV	
C	7U296	159064F-01	1	
FILE NAME	03_FPGA_PL_IO_A_SchDoc	DATE	5/21/2018	SHEET 3 OF 25







FPGA PL I/O Assignment Part B				
USRP N3XX,XC7ZXXX,10GIGE,MOTHERBOARD				
SIZE	DOC CODE	DRAWING PROJECT NO		REV
C	7U296	159064F-01		1
FILE NAME	04_FPGA_PL_IO_8.SchDoc		DATE 5/21/2018	SHEET 4 OF 25














FPGA MGT I/O Assignment			
USRP N3XX, XC7ZXXX, 10GIGE, MOTHERBOARD			
SIZE	DOC CODE	DRAWING PROJECT NO	REV
C	7U296	159064F-01	1
FILE NAME 06 FPGA_MGT_SchDoc		DATE 5/21/2018	SHEET 6 OF 25




XC7Z100









SFP+ Interface			
USRP N3XX, XC7ZXXX, 10GIG, MOTHERBOARD			
SIZE	DOC CODE	DRAWING PROJECT NO	REV
C	7U296	159064F-01	1
FILE NAME	14_SFP_SchDoc		DATE 5/21/2018 SHEET 14 OF 25

















USB 2.0 Host / MicroSD			
USRPN3XX, XC7ZXXX, 10GIGE, MOTHERBOARD			
SIZE	DOC CODE	DRAWING PROJECT NO	REV
C	7U296	159064F-01	1
FILE NAME		DATE	SHEET
16 USBHost_MicroSD_SchDoc		5/21/2018	16 OF 25



USB JTAG and USB UART for Debug				
USRP N3XX, XC7ZXXX, 10GIGE, MOTHERBOARD				
SIZE	DOC CODE	DRAWING PROJECT NO		REV
C	7U296	159064F-01		1
FILE NAME	17_USB_Debug_SchDoc	DATE	5/21/2018	SHEET 17 OF 25



GbE Ethernet Controller and RJ45 Connector			
USRP N3XX.XC7ZXXX, 10GIGE, MOTHERBOARD			
SIZE	DOC CODE	DRAWING PROJECT NO	REV
C	7U296	159064F-01	1
FILE NAME	19 Ethernet_Controller_SchDoc		DATE 5/21/2018 SHEET 19 OF 25



System Controller				
USRPN3XX.XC7ZXXX.10GIGE.MOTHERBOARD				
SIZE	DOC CODE	DRAWING PROJECT NO	REV	
C	7U296	159064F-01	1	
FILE NAME	21_SYSCtrl_SchDoc	DATE	5/21/2018	SHEET 21 OF 25

D





C

B


1

159064F-01



A






Power Converter Part A			
USRP N3XX.XC7ZXXX, 10GIGE, MOTHERBOARD			
SIZE	DOC CODE	DRAWING PROJECT NO	REV
C	7U296	159064F-01	1
FILE NAME 22_POWER_A.SchDoc		DATE 5/21/2018	SHEET 22 OF 25



Power Converter Part B			
USRP N3XX, XC7ZXXX, 10GIGE, MOTHERBOARD			
SIZE	DOC CODE	DRAWING PROJECT NO	REV
C	7U296	159064F-01	1
FILE NAME		23_POWER_B.SchDoc	
		DATE	5/21/2018
		SHEET	23 OF 25



Power Converter Part C			
USRP N3XX, XC7ZXXX, 10GIGE, MOTHERBOARD			
SIZE	DOC CODE	DRAWING PROJECT NO	REV
C	7U296	159064F-01	1
FILE NAME		24_POWER_C.SchDoc	DATE 5/21/2018
		SHEET 24 OF 25	



Power Converter Part D			
USRP N3XX, XC7ZXXX, 10GIGE, MOTHERBOARD			
SIZE	DOC CODE	DRAWING PROJECT NO	REV
C	7U296	159064F-01	1
FILE NAME		25_POWER_D.SchDoc	DATE 5/21/2018 SHEET 25 OF 25