




# RFNoC™: RF Network on Chip

Martin Braun, Jonathon Pendlum

5/28/2014





# Outline

- Host-based Software Defined Radio
  - Current situation
  - Goal
- RFNoC
  - Architecture overview
- Demo
- Summary




# Host-Based SDR – Current Situation

- PC + Flexible RF Hardware + SDR Framework
- Typical SDR frameworks excel at software reconfigurability & composability
- Less true for available hardware

GPU



GPP



FPGA





- Most popular DSP/Streaming Framework in the Free Software Universe
  - C++/VOLK for fast DSP -- Python for easy scripting
  - Graphical Development Tool
  - Extensible, many contributions

The image shows a terminal window on the left with a list of numbers 54 to 68. The main part of the image is a screenshot of the GNU Radio website, which is titled "The Comprehensive GNU Radio Archive Network". The website has a navigation bar with "CGRAN Projects", "Documentation", "GNU Radio", and "VOLK". Below the navigation bar is a large orange circle with a network diagram inside. The text "Browse~Checkout~Hack" is displayed in red. Below this is a search bar and a table of projects.

Name	Tags	Description	Repository
gr-eventstream	scheduler, streams, bursty	The event stream scheduler	<a href="https://github.com/osh/gr-eventstream.git">https://github.com/osh/gr-eventstream.git</a>
gr-pcap	pcap, packet	PCAP recording and playback	<a href="https://github.com/osh/gr-pcap.git">https://github.com/osh/gr-pcap.git</a>
gr-lte	LTE, synchronization, estimation, PBCH	LTE downlink receiver blocks	<a href="https://github.com/kit-cel/gr-lte">https://github.com/kit-cel/gr-lte</a>
gr-ieee802-11	IEEE 802.11, WiFi, OFDM	IEEE 802.11 a/g/p Transceiver	<a href="https://github.com/bastibl/gr-ieee802-11.git">https://github.com/bastibl/gr-ieee802-11.git</a>
An IEEE 802.15.4	sdr, IEEE 802.15.4	gr-ieee802-15-4	<a href="https://github.com/bastibl/gr-ieee802-15-4.git">https://github.com/bastibl/gr-ieee802-15-4.git</a>


On the right side of the image, there is a screenshot of a GNU Radio flow graph. It shows a "Probe Signal Vector" block, a "Stream to Vector" block, and a "Vector to Stream" block. Below these blocks is a "Debug Tools" section with a "Scope" block showing a signal waveform.

- RFNoC: Not tied to any particular framework



# USRP: A White Box?

- Simple OFDM Transmitter Development:




- Entire Hardware stack is treated like a reprogrammable ASIC, Features are used as-is



# Open the Box!

- Everything USRP is available online (code, schematics)
- Contains big and expensive FPGA!






# FPGAs: Hard to use... slow to develop

Ettus

Research™

A National Instruments Company





# Domain vs FPGA Experts

- Know Thy Audience!
- FPGA development is not a requirement of a communications engineering curriculum
- Math is hard too

almost pure-noise channels. This intuition is clarified more by the following inequality. It is shown in [1] that for any B-DMC  $W$ ,

$$1 - I(W) \leq Z(W) \leq \sqrt{1 - I(W)^2} \quad (2)$$


where  $I(W)$  is the symmetric capacity of  $W$ .

Let  $W^N$  denote the channels that results from  $N$  independent copies of  $W$  i.e. the channel  $\langle \{0, 1\}^N, \mathcal{Y}^N, W^N \rangle$  given by

$$W^N(y_1^N | x_1^N) \stackrel{\text{def}}{=} \prod_{i=1}^N W(y_i | x_i) \quad (3)$$

where  $x_1^N = (x_1, x_2, \dots, x_N)$  and  $y_1^N = (y_1, y_2, \dots, y_N)$ . Then the *combined* channel  $\langle \{0, 1\}^N, \mathcal{Y}^N, \widetilde{W} \rangle$  is defined with transition probabilities given by


$$\widetilde{W}(y_1^N | u_1^N) \stackrel{\text{def}}{=} W^N(y_1^N | u_1^N G_N) = W^N(y_1^N | u_1^N R_N G^{\otimes n})$$





# Example: Wideband Spectral Analysis


- Simple in Theory: 200 MHz real-time, Welch's Algorithm





# Goal


- Heterogeneous Processing
- Support composable and modular designs using GPP, FPGA, & beyond
- Maintain ease of use
- Tight integration with popular SDR frameworks





# Goal


- Heterogeneous Processing
- Support composable and modular designs using GPP, FPGA, & beyond
- Maintain ease of use
- Tight integration with popular SDR frameworks





# RFNoC: RF Network on Chip


- Make FPGA acceleration easier (especially on USRPs)
- Software API + FPGA infrastructure
  - Handles FPGA – Host communication / dataflow
  - Provides user simple software and HDL interfaces
- Scalable design for massive distributed processing
- Fully supported in GNU Radio





# RFNoC Architecture


## User Application – GNU Radio






# RFNoC Architecture

## User Application – GNU Radio




### ■ Example: Plotting frequency spectrum






# RFNoC Architecture





# RFNoC Architecture


## User Application – GNU Radio





# RFNoC Architecture

## User Application – GNU Radio



- RFNoC provides space for user logic called Computation Engines

Crossbar

Radio Core

Computation  
Engine


Computation  
Engine

HOST PC  
USRP FPGA



# RFNoC Architecture

## User Application – GNU Radio



- RFNoC provides space for user logic called Computation Engines

Crossbar

Radio Core

Computation  
Engine

Computation  
Engine


HOST PC

USRP FPGA



# RFNoC Architecture


## User Application – GNU Radio





# RFNoC Architecture


## User Application – GNU Radio






# RFNoC Architecture

## User Application – GNU Radio






# Computation Engine






# Computation Engine



- FIFO to FIFO, packetization, flow control
- Provided by RFNoC infrastructure




# Computation Engine



- User interfaces to RFNoC via AXI-Stream
  - Industry standard (ARM), easy to use
  - Large library of existing IP cores




# Computation Engine



- User writes their own HDL or drops in IP
  - Multiple AXI-Streams, Control / Status registers




# Computation Engine



- Each block is in their own clock domain
  - Improve block throughput, timing
  - Interface to Crossbar has clock crossing FIFOs




# Many Types of CEs



- Many computation engines
- Not limited to one crossbar, one device
  - Scales across devices for massive distributed processing



# Many Types of CEs



- Low latency protocol processing in FPGA



# RFNoC Architecture

## User Application – GNU Radio

- Transparent protocol conversion
- Multiple standards PCI-E, 10 GigE, AXI
  - Could be wire through -- forwarding to another crossbar
- Parallel interfaces (example: X300 has 2 x 10 GigE)

Ingress Egress Interface

Crossbar

Radio Core

FFT


Computation  
Engine

HOST PC

USRP FPGA




# RFNoC Architecture





# RFNoC Architecture

## User Application – GNU Radio





# DEMO



# Summary



- Simple architecture for heterogeneous data flow processing
- Implemented several interesting CEs
- Integrated with high level SDR framework
- Portable between all third generation USRPs
  - X3x0, E310, and products soon to come
- Completely open source
- Beta release available!
  - [github.com/EttusResearch/uhd/wiki/RFNoC:-Getting-Started](https://github.com/EttusResearch/uhd/wiki/RFNoC:-Getting-Started)