

















Essential Board Components			
USRP N3XX, XC7ZXXX, 10GIGE, MOTHERBOARD			
SIZE	DOC CODE	DRAWING PROJECT NO	REV
C	7U296	159064F-01	1
FILE NAME 02_Essential_SchDoc		DATE 5/21/2018	SHEET 2 OF 25








FPGA PL I/O Assignment Part B				
USRP N3XX.XC7ZXXX.10GIGE.MOTHERBOARD				
SIZE	DOC CODE	DRAWING PROJECT NO	REV	
C	7U296	159064F-01	1	
FILE NAME		04 FPGA_PL_IO_8.SchDoc		
		DATE 5/21/2018		
		SHEET 4 OF 25		



FPGA MGT I/O Assignment				
USRP N3XX, XC7ZXXX, 10GIGE, MOTHERBOARD				
SIZE	DOC CODE	DRAWING PROJECT NO		REV
C	7U296	159064F-01		1
FILE NAME	06_FPGA_MGT_SchDoc	DATE	5/21/2018	SHEET 6 OF 25




PS GPIO 500-501


0'b0100010

0'b1101000





PS-JTAG-TDO	1	1
PS-JTAG-TDI	2	2
PS-JTAG-TMS	3	3
PS-JTAG-TCK	4	4
PS-JTAG-SRSTn	5	5
+1.8V-ALL	6	6
VSS	7	7
	8	8
SYS-RESETn	9	9
SYS-SWCLK	10	10
SYS-SWDIO	11	11
	12	12




USRPIO Channel A				
USRP N3XX.XC7ZXXX, 10GIGE, MOTHERBOARD				
SIZE	DOC CODE	DRAWING PROJECT NO		REV
C	7U296	159064F-01		1
FILE NAME		10_USRPPIO_A.SchDoc	DATE	5/21/2018
			SHEET	10 OF 25






USRPIO Channel B				
USRP N3XX.XCTZXXX, 10GIGE, MOTHERBOARD				
SIZE	DOC CODE	DRAWING PROJECT NO	REV	
C	7U296	159064F-01	1	
FILE NAME		11 USRPIO B.SchDoc	DATE	SHEET
			5/21/2018	11 OF 25






Nano pitch IO Interface			
USRP N3XX, XC7ZXXX, 10GIGE, MOTHERBOARD			
SIZE	DOC CODE	DRAWING PROJECT NO	REV
C	7U296	159064F-01	1
FILE NAME	13_NPIO_SchDoc	DATE	5/21/2018
		SHEET	13 OF 25




SFP+ Interface			
USRP N3XX, XC7ZXXX, 10GIGE, MOTHERBOARD			
SIZE	DOC CODE	DRAWING PROJECT NO	REV
C	7U296	159064F-01	1
FILE NAME	14_SFP_SchDoc		DATE 5/21/2018 SHEET 14 OF 25




System Timing and Clock			
SCH, USRP N3XX, XC7ZXXX, 10GIGE, MOTHERBOARD			
SIZE	DOC CODE	DRAWING PROJECT NO	REV
D	7U296	159064F-01	1




USB JTAG and USB UART for Debug			
USRP N3XX, XC7ZXXX, 10GiGE, MOTHERBOARD			
SIZE	DOC CODE	DRAWING PROJECT NO	REV
C	7U296	159064F-01	1
FILE NAME	17_USB_Debug_SchDoc	DATE 5/21/2018	SHEET 17 OF 25








GbE Ethernet Controller and RJ45 Connector			
USRP N3XX, XC7ZXXX, 10GIGE, MOTHERBOARD			
SIZE	DOC CODE	DRAWING PROJECT NO	REV
C	7U296	159064F-01	1
FILE NAME	19 Ethernet_Controller_SchDoc		SHEET 19 OF 25




1V / 30A MAX





1.5V / 5A MAX






Power Converter Part A			
USRP N3XX.XC7ZXXX, 10GIG, MOTHERBOARD			
SIZE	DOC CODE	DRAWING PROJECT NO	REV
C	7U296	159064F-01	1
FILE NAME	22_POWER_A.SchDoc		DATE 5/21/2018 SHEET 22 OF 25



Power Converter Part B			
USRP N3XX, XC7ZXXX, 10GIGE, MOTHERBOARD			
SIZE	DOC CODE	DRAWING PROJECT NO	REV
C	7U296	159064F-01	1
FILE NAME 23_POWER_B.SchDoc		DATE 5/21/2018	SHEET 23 OF 25



Power Converter Part C			
USRP N3XX, XC7ZXXX, 10GIGE, MOTHERBOARD			
SIZE	DOC CODE	DRAWING PROJECT NO	REV
C	7U296	159064F-01	1
FILE NAME		24_POWER_C.SchDoc	DATE 5/21/2018
		SHEET 24 OF 25	



Q20, D14 Depopulated

Power Converter Part D			
USRP N3XX, XC7ZXXX, 10GIGE, MOTHERBOARD			
SIZE	DOC CODE	DRAWING PROJECT NO	REV
C	7U296	159064F-01	1
FILE NAME		25_POWER_D_SchDoc	DATE 5/21/2018 SHEET 25 OF 25