<?xml version="1.0"?>
<feed xmlns="http://www.w3.org/2005/Atom" xml:lang="en">
		<id>https://kb.ettus.com/index.php?action=history&amp;feed=atom&amp;title=Aurora</id>
		<title>Aurora - Revision history</title>
		<link rel="self" type="application/atom+xml" href="https://kb.ettus.com/index.php?action=history&amp;feed=atom&amp;title=Aurora"/>
		<link rel="alternate" type="text/html" href="https://kb.ettus.com/index.php?title=Aurora&amp;action=history"/>
		<updated>2026-08-15T21:45:09Z</updated>
		<subtitle>Revision history for this page on the wiki</subtitle>
		<generator>MediaWiki 1.26.2</generator>

	<entry>
		<id>https://kb.ettus.com/index.php?title=Aurora&amp;diff=5047&amp;oldid=prev</id>
		<title>MichaelDickens: Added page for Aurora, since we have had a few customers wondering about it</title>
		<link rel="alternate" type="text/html" href="https://kb.ettus.com/index.php?title=Aurora&amp;diff=5047&amp;oldid=prev"/>
				<updated>2020-12-11T15:14:47Z</updated>
		
		<summary type="html">&lt;p&gt;Added page for Aurora, since we have had a few customers wondering about it&lt;/p&gt;
&lt;p&gt;&lt;b&gt;New page&lt;/b&gt;&lt;/p&gt;&lt;div&gt;The Aurora FPGA image (&amp;lt;code&amp;gt;AA&amp;lt;/code&amp;gt;) is built with the free [https://www.xilinx.com/products/intellectual-property/aurora8b10b.html Xilinx Aurora FPGA-IP], allowing for FPGA to FPGA high speed serial link. Think of Aurora as a link-layer transport protocol, providing a programming interface for the user application to use to do actual data transport. Aurora was used in the [https://archive.darpa.mil/sc2/the-colosseum/ DARPA SC2 Colosseum] for high-speed transfer between Ettus USRPs and other FPGA processing devices. Aurora removes the internet protocol layers, providing direct access to the physical networking interface: bits in, bits out ... no overhead for ethernet, IP, UDP! The UHD manual provide a little information about the Aurora FPGA images for various USRPs:&lt;br /&gt;
&lt;br /&gt;
* E320&lt;br /&gt;
** https://files.ettus.com/manual/page_usrp_e3xx.html#e320_fpga_flavours&lt;br /&gt;
** https://files.ettus.com/manual/page_usrp_e3xx.html#e3xx_troubleshooting_bist]&lt;br /&gt;
&lt;br /&gt;
* N300/N310 and N320/N321&lt;br /&gt;
** https://files.ettus.com/manual/page_usrp_n3xx.html#n3xx_getting_started_fpga_update_flavors&lt;br /&gt;
** https://files.ettus.com/manual/page_usrp_n3xx.html#n3xx_troubleshooting_bist&lt;br /&gt;
** https://files.ettus.com/manual/page_usrp_n3xx.html#n3xx_mg_regmap&lt;br /&gt;
** https://files.ettus.com/manual/page_usrp_n3xx.html#n3xx_rh_sfp_protocols&lt;/div&gt;</summary>
		<author><name>MichaelDickens</name></author>	</entry>

	</feed>