

Ettus USRP E300 Embedded Family Hardware Resources

Contents

- 1 Device Overview
- 2 Key Features
 - ◆ 2.1 E310
 - ◆ 2.2 E312
 - ◆ 2.3 E313
- 3 Daughterboard Specifications
 - ◆ 3.1 E31x MIMO XCVR board
 - ◆ 3.2 Tuning
 - ◆ 3.3 Gains
 - ◆ 3.4 LO lock status
 - ◆ 3.5 Filter and Antenna Switches
 - ◆ 3.6 Side A Filter and Antenna Switches
 - ◆ 3.7 Side B Filter and Antenna Switches
- 4 RF Specifications
 - ◆ 4.1 RF Performance
 - ◆ 4.2 Input Power Levels
- 5 Hardware Specifications
 - ◆ 5.1 E310
 - ◆ 5.2 E312
 - ◆ 5.3 E313
- 6 Physical Specifications
 - ◆ 6.1 Dimensions
 - ◇ 6.1.1 E310
 - ◇ 6.1.2 E312
 - ◇ 6.1.3 E313
 - ◆ 6.2 Weight
 - ◇ 6.2.1 E310
 - ◇ 6.2.2 E312
 - ◇ 6.2.3 E313
 - ◆ 6.3 Drawings
 - ◇ 6.3.1 E310
 - ◇ 6.3.2 E312
 - ◇ 6.3.3 E313
 - ◆ 6.4 CAD/STP Models
 - ◇ 6.4.1 E310
 - ◇ 6.4.2 E310 Enclosure
 - ◇ 6.4.3 E312
 - ◇ 6.4.4 E313
- 7 Environmental Specifications
 - ◆ 7.1 Operating Temperature Range
 - ◆ 7.2 Operating Humidity Range
- 8 Schematics
 - ◆ 8.1 E310
- 9 Key Component Datasheets
- 10 FPGA
 - ◆ 10.1 E310/E312/E313
- 11 Interfaces and Connectivity
 - ◆ 11.1 Front Panel
 - ◆ 11.2 Rear Panel
 - ◆ 11.3 GPIO
 - ◇ 11.3.1 Power on state
 - ◇ 11.3.2 E31x GPIO Connector / Cable Options
 - ◆ 11.4 Audio
- 12 Certifications
 - ◆ 12.1 RoHS
 - ◆ 12.2 China RoHS
- 13 Certificate of Volatility
- 14 SD Card Images
- 15 WiFi Network Connectivity
 - ◆ 15.1 Compiling Wireless Drivers
- 16 Additional Resources
 - ◆ 16.1 Application Notes
 - ◆ 16.2 Third-party Resources
- 17 Downloads
- 18 USRP Embedded Series FAQ
 - ◆ 18.1 General USRP E31x Questions
 - ◆ 18.2 USRP E313 Questions

The USRP E31x offers a portable stand-alone SDR platform designed for field deployment. The flexible 2x2 MIMO AD9361 transceiver from Analog Devices provides up to 56 MHz of instantaneous bandwidth and spans frequencies from 70 MHz ? 6 GHz to cover multiple bands of interest.

- Xilinx Zynq 7020 SoC: 7 Series FPGA with ARM Cortex A9 667 MHz (SG1) or 866 MHz (SG3) dual-core processor
- Analog Devices AD9361 RFIC direct-conversion transceiver
- Frequency range: 70 MHz - 6 GHz
- Up to 56 MHz of instantaneous bandwidth
- 2x2 MIMO transceiver
- Up to 10 MS/s sample data transfer rate to ARM processor
- RX, TX filter banks
- Integrated GPS receiver
- 9-axis inertial measurement unit
- RF Network on Chip (RFNoC?) FPGA development framework support

- Battery Operated
- Xilinx Zynq 7020 SoC: 7 Series FPGA with ARM Cortex A9 866 MHz dual-core processor



- Rugged and weatherproof for outdoor deployment
- Fully assembled IP67-rated enclosure with USRP E310 inside
- Extensive environmental testing
- Power over Ethernet (PoE) with surge and lightning protection
- Xilinx Zynq 7020 SoC: 7 Series FPGA with ARM Cortex A9 866 MHz dual-core processor



The USRP E31x MIMO XCVR daughterboard features an integrated MIMO capable RF frontend.

The RF frontend has individually tunable receive and transmit chains. Both transmit and receive can be used in a MIMO configuration. For the MIMO case, both receive frontends share the RX LO, and both transmit frontends share the TX LO. Each LO is tunable between 50 MHz and 6 GHz.

All frontends have individual analog gain controls. The receive frontends have 76 dB of available gain; and the transmit frontends have 89.8 dB of available gain. Gain settings are application specific, but it is recommended that users consider using at least half of the available gain to get reasonable dynamic range.

The frontends provide a lo-locked sensor that can be queried through the UHD API.

The transmit and receive filter banks uses switches to select between the available filters. These paths are also dependent on the antenna switch settings. Incorrectly setting the switches generally results in attenuated input / output power. Receive filters are band pass (series high & low pass filters), transmit filters are low pass.

Source code related to controlling the filter band and antenna switches resides in `e300_impl.c`. Specifically, refer to methods `e300_impl::_update_bandsel`, `e300_impl::_update_atrs`, `e300_impl::_update_gpio`, and `e300_impl::_update_enables`. Generally, these methods set the switches depending on the state of transmit and receive streams.

The following sections provide switch setting tables for antenna and filter selection for frontends A & B receive and transmit paths. For further details refer to the schematics.

Note: X = don't care, T = If full duplex, set bits according to transmit table, otherwise don't care. Filter range A ? B will be selected if $A \leq \text{freq} < B$.

Receive

RX Port	RX Filter (MHz)	VCTXRX2_V1,V2	VCRX2_V1,V2	RX2_BANDSEL[2:0]	RX2B_BANDSEL[1:0]	RX2C_BANDSEL[1:0]
TRX-A	< 450	01	10	101	XX	01
TRX-A	450 – 700	01	10	011	XX	11
TRX-A	700 – 1200	01	10	001	XX	10
TRX-A	1200 – 1800	01	10	000	01	XX
TRX-A	1800 – 2350	01	10	010	11	XX
TRX-A	2350 – 2600	01	10	100	10	XX
TRX-A	2600 – 6000	01	01	XXX	XX	XX
RX2-A	70 – 450	TT	01	101	XX	01
RX2-A	450 – 700	TT	01	011	XX	11
RX2-A	700 – 1200	TT	01	001	XX	10
RX2-A	1200 – 1800	TT	01	000	01	XX
RX2-A	1800 – 2350	TT	01	010	11	XX
RX2-A	2350 – 2600	TT	01	100	10	XX
RX2-A	>= 2600	TT	10	XXX	XX	XX

Transmit

TX Port	TX Filter (MHz)	VCTXRX2_V1,V2	TX_ENABLE2A,2B	TX_BANDSEL[2:0]
TRX-A	< 117.7	10	01	111
TRX-A	117.7 – 178.2	10	01	110
TRX-A	178.2 – 284.3	10	01	101
TRX-A	284.3 – 453.7	10	01	100
TRX-A	453.7 – 723.8	10	01	011
TRX-A	723.8 – 1154.9	10	01	010
TRX-A	1154.9 – 1842.6	10	01	001
TRX-A	1842.6 – 2940.0	10	01	000
TRX-A	>= 2940.0	11	10	XXX

Note: Although the transmit filters are low pass, this table describes UHD's tuning range for selecting each filter path. The table also includes the required transmit enable state.

Note: X = don't care, T = If full duplex, set bits according to transmit table, otherwise don't care. Filter range A ? B will be selected if $A \leq \text{freq} < B$.

Receive

RX Port	RX Filter (MHz)	VCTXRX1_V1,V2	VCRX1_V1,V2	RX1_BANDSEL[2:0]	RX1B_BANDSEL[1:0]	RX1C_BANDSEL[1:0]
TRX-B	< 450	10	01	100	XX	10
TRX-B	450 – 700	10	01	010	XX	11
TRX-B	700 – 1200	10	01	000	XX	01
TRX-B	1200 – 1800	10	01	001	10	XX
TRX-B	1800 – 2350	10	01	011	11	XX
TRX-B	2350 – 2600	10	01	101	01	XX
TRX-B	2600 – 6000	10	10	XXX	XX	XX
RX2-B	70 – 450	TT	10	100	XX	10
RX2-B	450 – 700	TT	10	010	XX	11
RX2-B	700 – 1200	TT	10	000	XX	01
RX2-B	1200 – 1800	TT	10	001	10	XX
RX2-B	1800 – 2350	TT	10	011	11	XX
RX2-B	2350 – 2600	TT	10	101	01	XX
RX2-B	>= 2600	TT	01	XXX	XX	XX

Transmit

TX Port	TX Filter (MHz)	VCTXRX1_V1,V2	TX_ENABLE1A,1B	TX1_BANDSEL[2:0]
TRX-B	< 117.7	00	01	111
TRX-B	117.7 – 178.2	00	01	110

TRX-B	178.2 – 284.3	00	01	101
TRX-B	284.3 – 453.7	00	01	100
TRX-B	453.7 – 723.8	00	01	011
TRX-B	723.8 – 1154.9	00	01	010
TRX-B	1154.9 – 1842.6	00	01	001
TRX-B	1842.6 – 2940.0	00	01	000
TRX-B	>= 2940.0	11	10	XXX

Note: Although the transmit filters are low pass, the following table describes UHD's tuning range for selecting each filter path. The table also includes the required transmit enable states.

- SSB/LO Suppression -35/50 dBc
 - Phase Noise 3.5 GHz 1.0 deg RMS
 - Phase Noise 6 GHz 1.5 deg RMS
 - Power Output >10dBm
 - IIP3 (@ typ NF) -20dBm
 - Typical Noise Figure <8dB
-
- The maximum input power for the E310/E312/E313 is 0 dBm.
-
- Ettus Research recommends to always use the latest stable version of UHD
 - Required version on the host computer must match what is running on the E31x
-
- Current Hardware Revision: 1
 - Minimum version of UHD required: 3.8.0
-
- Current Hardware Revision: 1
 - Minimum version of UHD required: 3.8.5
-
- Current Hardware Revision: 1
 - Minimum version of UHD required: 3.8.0
-
- 133 x 68 x 26.4 mm
-
- 133 x 68.2 x 31.8 mm
-
- 186 x 280 x 106 mm
-
- 375 g
-
- 446 g
-
- 2.5 kg
-
- Media:E310_Dimensional_Sketches.pdf
 - Media:cu e310 motherboard cca.pdf
 - Media:cu E310 daughtercard cca.pdf
 - Media:cu usrp-e310.pdf
-
- Media:cu e312 motherboard cca.pdf
 - Media:cu e312 daughtercard cca.pdf
 - Media:cu ettus-e312.pdf
-
- Media:cu usrp-e313 enclosure.pdf
 - Media:USRP E313 Dimension Pole Mount.pdf
 - Media:USRP E313 Dimension Surface Mount.pdf
 - Media:USRP E313 Mounting_Accessory_Assembly_Guide.pdf
 - Media:USRP E313 USB conduit interface.png
-
- Motherboard
-
- Top Cover
 - Rear Plate
 - Front Plate
 - Middle Frame

- [Bottom Cover](#)

- [Motherboard](#)
- [Daughtercard](#)
- [Enclosure](#)

- [Enclosure](#)

- [E310 0-40 °C](#)
- [E312 0-40 °C](#)
- [E313 -40-71 °C](#)

- [10% to 90% non-condensing](#)

[E310 Schematics](#)

[E310 DB](#)

[E310 Architecture](#)

Part Number	Description	Schematic ID (Page)
Motherboard		
TXS02612RTWR	SDIO PORT EXPANDER	U23 (2)
XC7Z020-1CLG484CES9919	FPGA	U11 (2,3,4,8,11,13)
Xilinx Zynq Product Page	FPGA	-
USB3340-EZK-TR	ULPI Transceiver	U33 (5)
AK4571VQP	Audio CODEC	U30 (6)
FT230XQ-R	UART Interface	U32 (6)
88E1512	Gigabit Ethernet Transceiver	U13 (7)
24LC024/SN	EEPROM	U5 (9)
DS1339,SM	Real-Time Clock	U6 (9)
ADT7408	Temperature Sensor	U8 (9)
MPU-9150	Motion Processing Unit	U3 (9)
InvenSense MPU-9150 Product Page	Motion Processing Unit	U3 (9)
BMP180	Digital pressure sensor	U4 (9)
BQ24192	Adapter Charger	U1 (10)
TPS54478	Step-Down Switcher	U20 (10)
MAX6510HAUT-T	Temperature Switches	U35 (10)
ATTINY88-MU	Microcontroller	U18 (10)
TPS61253YFF	Step-Up Converter	U19 (10)
AMY-6M	GPS Module	U12 (6)
525L20DA40M0000	VCTCXO	-
Daughtercard		
Part Number	Description	Schematic ID (Page)
AD9361 Product Page	2 x 2 RF Agile Transceiver	U8 (3)
24AA256	EEPROM	U15 (2)
TC-1-43A+	RF Transformer	T6 (3); T5 (3); T4 (3)
TC1-1-13M+	RF Transformer	T7 (3); T10 (3); T1 (3)
TPS62140	Step-Down Converter	U19 (4)
ADP1753ACPZ-R7	Linear Regulator	U17 (4); U18 (4)
SGA-4563Z	MMIC AMPLIFIER	U12 (5); U4 (5)
SKY13418-485LF	Antenna Switch	U13 (5); U3 (5); U16 (5); U2 (5); U10 (6); U5 (6)
SKY13373-460LF	SP3T Switch	U11 (6); U9 (6); U6 (6); U7 (6); SW4 (7); SW1 (7)
MGA-81563	Amplifier	U14 (5); U1 (5)
LFCN-5850+	Low Pass Filter	FL32 (5); FL1 (5)
LFCN-2750+	Low Pass Filter	FL37 (5); FL4 (5)
LFCN-2250+	Low Pass Filter	FL23 (6); FL20 (6)
LFCN-1700+	Low Pass Filter	FL40 (5); FL2 (5)
LFCN-1575+	Low Pass Filter	FL25 (6); FL17 (6)
LFCN-1000+	Low Pass Filter	FL33 (5); FL9 (5); FL27 (6); FL15 (6)
LFCN-575+	Low Pass Filter	FL36 (5); FL5 (5)
LFCN-530+	Low Pass Filter	FL29 (6); FL13 (6)
LFCN-400+	Low Pass Filter	FL38 (5); FL3 (5); FL30 (6); FL11 (6)
LFCN-225	Low Pass Filter	FL39 (5); FL6 (5)
LFCN-160+	Low Pass Filter	FL34 (5); FL8 (5)

LFCN-80+	Low Pass Filter	FL35 (5); FL7 (5)
HFCN-1600+	High Pass Filter	FL22 (6); FL19 (6)
HFCN-1100+	High Pass Filter	FL24 (6); FL16 (6)
HFCN-650+	High Pass Filter	FL26 (6); FL14 (6)
HFCN-440+	High Pass Filter	FL28 (6); FL12 (6)
BFCN-2435+	Bandpass Filter	FL21 (6); FL18 (6)
FDG6301N	Dual N-Channel, Digital FET	Q8 (7); Q5 (7)
HSMS-8202	Mixer Diodes	CR1 (7); CR2 (7); CR3 (7); CR4 (7)
LP5900TL	Linear Regulator	U25 (8)
ADP150AUJZ-3.0	Linear Regulator	U22 (8)
AD5662RBJ	16-Bit nanoDAC	U21 (8)
SN74AUP1T57	Voltage Translator	U27 (8); U28 (8); U29 (8)

Request a detailed whitepaper covering features and components from info@ettus.com

- Utilization statistics are subject to change between UHD releases. This information is current as of UHD 3.9.4 and was taken directly from Xilinx Vivado 2014.4. However, keep in mind that Vivado 2015.4 is recommended for FPGA design involving this device.

1. Slice Logic

Site Type	Used	Available	Util%
Slice LUTs	36203	53200	68.05
LUT as Logic	28108	53200	52.83
LUT as Memory	8095	17400	46.52
LUT as Distributed RAM	870		
LUT as Shift Register	7225		
Slice Registers	36562	106400	34.36
Register as Flip Flop	36562	106400	34.36
Register as Latch	0	106400	0.00
F7 Muxes	376	26600	1.41
F8 Muxes	125	13300	0.93

3. Memory

Site Type	Used	Available	Util%
Block RAM Tile	97	140	69.28
RAMB36/FIFO*	90	140	64.28
RAMB36E1 only	90		
RAMB18	14	280	5.00
RAMB18E1 only	14		

* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a

4. DSP

Site Type	Used	Available	Util%
DSPs	120	220	54.54
DSP48E1 only	120		

- 10/100/1000 BASE-T Ethernet
- Stereo audio out, mono mic in
- Integrated GPS receiver
- Host USB support
- 9-axis IMU


• RF A Group

- ♦ **TX/RX LED:** Indicates that data is streaming on the TX/RX channel on frontend side A
- ♦ **RX2 LED:** Indicates that data is streaming on the RX2 channel on frontend side A

• RF B Group

- ♦ **TX/RX LED:** Indicates that data is streaming on the TX/RX channel on frontend B
- ♦ **RX2 LED:** Indicates that data is streaming on the RX2 channel on frontend B

- **PWR:** Power switch with integrated status LED, for status description see below.




- **SYNC:** Input port for external PPS signal
- **GPS:** Connection for the GPS antenna
- **AUDIO:** Audio input / output

The status LED in the power switch indicates the power and charge status. It's behavior is firmware version dependent.

- **Version 1** (original E310)
 - ◆ **Off:** Indicates device is off and not charging
 - ◆ **Solid Red:** Indicates device is charging
 - ◆ **Solid Green:** Indicates device is on
 - ◆ **Fast Blinking Red:** Indicates an error code
 - ◇ 1 - Low voltage error
 - ◇ 2 - Regulator low voltage error
 - ◇ 3 - FPGA power error
 - ◇ 4 - DRAM power error
 - ◇ 5 - 1.8V rail power error
 - ◇ 6 - 3.3V rail power error
 - ◇ 7 - Daughterboard / TX power error
 - ◇ 9 - Temperature error
- **Version 2** (E312 and upgraded E310)
 - ◆ **Off:** Indicates device is off and not charging
 - ◆ **Slow Blinking Green:** Indicates device is off and charging
 - ◆ **Fast Blinking Green:** Indicates device is on and charging
 - ◆ **Solid Green:** Indicates device is on (and not charging, if E312)
 - ◆ **Solid Orange:** Indicates device is on and discharging
 - ◆ **Fast Blinking Orange:** Indicates device is on, discharging, and charge is below 10% charge
 - ◆ **Fast Blinking Red:** Indicates an error code
 - ◇ 1 - Low voltage error
 - ◇ 2 - Regulator low voltage error
 - ◇ 3 - FPGA power error
 - ◇ 4 - DRAM power error
 - ◇ 5 - 1.8V rail power error
 - ◇ 6 - 3.3V rail power error
 - ◇ 7 - Daughterboard / TX power error
 - ◇ 8 - Charger error
 - ◇ 9 - Charger temperature error
 - ◇ 10 - Battery low error
 - ◇ 11 - Fuel Gauge temperature error

◇ 12 - Global
(case)
temperature
error

- **PWR:** Locking connector (Kycon KLDHCX-0202-A-LT) for the USRP-E Series power supply
- **1G ETH:** RJ45 port for Ethernet interfaces
- **USB:** USB 2.0 Port
- **SERIAL:** Micro USB connection for serial uart console



Pin Mapping

- Pin 1: +3.3V
- Pin 2: Reserved
- Pin 3: Data[5]
- Pin 4: Reserved
- Pin 5: Data[4]
- Pin 6: Data[0]
- Pin 7: Data[3]
- Pin 8: Data[1]
- Pin 9: 0V
- Pin 10: Data[2]



The hardware power on state and UHD initial state for the front-panel GPIOs is high-Z. For the E3xx, there are no external pull-ups/pull-downs for the GPIO pins, but the FPGAs do have them and they are configured as follows: E3xx: pull-down.

- Please see the [E3x0/X3x0 GPIO API](#) for information on configuring and using the GPIO bus.

Crimp connector pins and sockets can be found at the links below:

- [Crimp Connector Pins](#)
- [Socket](#)

Complete cable assemblies can be found here:


- <https://uk.farnell.com/multicomp/cass-0842/cable-assembly-crimp-socket-150mm/dp/2506397>

Note: You must modify the the E31x case in order to provide access for the cable to pass through. This modification is not covered under the warranty.

Depending upon your application requirements, a FTDI->UART board such as the Adafruit FT232H board linked below, connected to the USB port provides an option for basic GPIO functionality without any modification to the E31x case.

- <https://www.adafruit.com/product/2264>

- The E3x0 2.5 mm Audio Jack TRRS pins are assigned as follows: Tip=Mic, Ring1=Right, Ring2=Left, Sleeve=GND.
- The Left/Right audio outputs are compatible with typical low-impedance headphones (16 to 32 Ohms). The Microphone pin provides approximately 2 mA bias at 2.2 V when not suspended. A variety of pin configurations can be found on commonly available headsets, so an adapter may be required.



As of December 1st, 2010 all Ettus Research products are RoHS compliant unless otherwise noted. More information can be found at <http://ettus.com/legal/rohs-information>

Management Methods for Controlling Pollution Caused by Electronic Information Products Regulation

Chinese Customers

National Instruments is in compliance with the Chinese policy on the Restriction of Hazardous Substances (RoHS) used in Electronic Information Products. For more information about the National Instruments China RoHS compliance, visit ni.com/environment/rohs_china.

Found on the [NI Product Certifications lookup tool](#) here.

- http://files.ettus.com/e3xx_images/

This folder linked above contains SD card images and the SDK (OE cross-compiler build environment) for the USRP E31x. There is a manifest file that shows which packages, and which versions, are included in the OE build within each folder.

The "alpha", "beta", "e3xx-release-001", "e310-release-002", "e3xx-release-3" folders contain older versions which are currently obsolete. We do not suggest that customers use these files. These versions are no longer supported. They are provided here for archival purposes only.

The current version is Release 4, which located in the "e3xx-release-4" folder. We recommend the customers use this version. It is fine if you are already successfully using an older version, but at some point it is recommended that you upgrade to this current version so that you benefit from the latest bug fixes, new features, stability improvements, and other enhancements.

The Release 4 image includes UHD 3.9.2 and GNU Radio 3.7.9, and also includes the corresponding FPGA image file.

Note: An 8 GB SD card is required for the Release 4 image.

The SD card image contains both the FPGA image and the OS for the E31x. The FPGA images are located in the file system of the E31x in the `/usr/local/share/uhd/images` folder.

There are two SD card image files for each version of the image, which include the text "-dev" and "-demo" in the filename. The "-dev" flavor lacks some graphical packages, such as X Windows and QT, which the "-demo" flavor includes. The two flavors are otherwise functionally equivalent, although the "-demo" flavor takes some additional space on the SD card and some additional memory to run.

The Release 4 image comes in two varieties. The variety that you will need depends on the product number of your E31x, which is printed on the bottom of the device.

For the E310, the product number will be 156333X-01L, where X is a letter from A to Z. For devices where X is A, B, C, D, the images under the "ettus-e3xx-sg1" folder should be used. For devices where X is E or later, the images under the "ettus-e3xx-sg3" folder should be used. You must use the appropriate image for your specific device. The incorrect image will not work, and will only boot as far as the U-Boot boot loader before stopping.

For the E312, the product number will be 140605X-01L, where X is a letter from A to Z. The images under the "ettus-e3xx-sg3" folder should be used for all E312 devices.

You can burn the image to an SD card using either the "dd" or the "bmaptool" tool. Instructions on how to use these tools are at the links below.

- https://files.ettus.com/manual_archive/release_003_009_007/html/page_usrp_e3x0.html#e3x0_upgrade_sd_card
- https://gnuradio.org/redmine/projects/gnuradio/wiki/Copy_an_image_file_to_the_SD_card

The SD image files have an *.xz extension, as they are compressed using the LZMA/LZMA2 compression algorithms. You can uncompress these files with tools such as 7-Zip and the XZ Utils. Please see the links below for further information.

7-Zip

- <http://www.7-zip.org/>
- <https://en.wikipedia.org/wiki/7-Zip>

XZ Utils

- <http://tukaani.org/xz/>
- https://en.wikipedia.org/wiki/XZ_Utils

The folder structure is listed below.

```
|-- alpha
|   |-- dizzy-test
|   |   |-- oecore-x86_64-armv7ahf-vfp-neon-toolchain-nodistro.0.manifest
|   |   |-- oecore-x86_64-armv7ahf-vfp-neon-toolchain-nodistro.0.sh
|   |   |-- sdimage-gnuradio-demo.direct.xz
|   |   |-- sdimage-gnuradio-dev.direct.xz
|   |-- fido-rfnoc-test
|   |   |-- oecore-x86_64-armv7ahf-vfp-neon-toolchain-nodistro.0.manifest
|   |   |-- oecore-x86_64-armv7ahf-vfp-neon-toolchain-nodistro.0.sh
|   |   |-- sdimage-gnuradio-demo.direct.xz
|   |   |-- sdimage-gnuradio-demo.direct.xz.md5
|   |   |-- sdimage-gnuradio-dev.direct.xz
|   |   |-- sdimage-gnuradio-dev.direct.xz.md5
|   |-- fido-test
|   |   |-- ettus-e3xx-sg1
|   |   |   |-- sdimage-gnuradio-demo.direct.xz
|   |   |   |-- sdimage-gnuradio-demo.direct.xz.md5
|   |   |   |-- sdimage-gnuradio-dev.direct.xz
|   |   |   |-- sdimage-gnuradio-dev.direct.xz.md5
|   |   |-- ettus-e3xx-sg3
|   |   |   |-- sdimage-gnuradio-demo.direct.xz
|   |   |   |-- sdimage-gnuradio-demo.direct.xz.md5
|   |   |   |-- sdimage-gnuradio-dev.direct.xz
|   |   |   |-- sdimage-gnuradio-dev.direct.xz.md5
|   |   |-- oecore-x86_64-armv7ahf-vfp-neon-toolchain-nodistro.0.manifest
|   |   |-- oecore-x86_64-armv7ahf-vfp-neon-toolchain-nodistro.0.sh
|   |-- fosphor-testing
|   |   |-- fosphor.direct.xz
|   |   |-- oecore-x86_64-armv7ahf-vfp-neon-toolchain-nodistro.0.host.manifest
|   |   |-- oecore-x86_64-armv7ahf-vfp-neon-toolchain-nodistro.0.sh
|   |   |-- oecore-x86_64-armv7ahf-vfp-neon-toolchain-nodistro.0.target.manifest
|   |   |-- sdimage-gnuradio-demo.direct.xz
|   |   |-- sdimage-gnuradio-demo.direct.xz.md5
|   |   |-- sdimage-gnuradio-dev.direct.xz
|   |   |-- sdimage-gnuradio-dev.direct.xz.md5
|-- beta
```

UHD Source Code on Github

Q: What data rate is supported for continuous sample streaming to a desktop or laptop host-PC? A: Unlike host-based SDRs such as the USRP B, N, and X Series devices, the USRP E Series devices are not intended for continuous streaming of high bandwidth data to a desktop or laptop host-PC. The SDR application runs on an embedded CPU with limited processing capability. Users should leverage the FPGA using tools such as RFNoC to offload compute intensive algorithms that process high bandwidth samples.

Q: What data rate is supported between FPGA to the ARM processor? A: Due to the limited performance of the embedded processor, the maximum data rate from the FPGA to ARM cores is approximately 10 MS/s, and will vary with the processing load on the CPU. The AD9631 RFIC is capable of capturing 56 MHz of bandwidth. Processing signals at full bandwidth requires implementing algorithms on the FPGA.

Q: What is the purpose of the 1 GbE port? A: The E Series can run a DHCP client on the 1 GigE interface to enable connection to a larger network for remote access by another computer. Power over Ethernet is also supported on the E313.

Q: Which environmental tests were performed? A: The USRP E313 is tested against multiple environmental standards to ensure operation in outdoor conditions. These test include ingress protection, temperature, humidity, mechanical shock, random vibration, and altitude. Detailed specifications are provided in the [\[link data sheet\]](#).

Q: How do I protect external devices connected to the host USB port? ?

A: A circular conduit interface is provided in the kit. This component has large and small threaded ends. The small end connects to the USB port on the USRP E313. The user will need to connect their own waterproof structure to the large end to protect the USB device. Since requirements for external devices vary greatly, the conduit interface serves as a flexible starting point for users to build their own solution. See the [Media:USRP E313 Dimension Pole Mount.pdf](#) of the conduit interface for details.



Q: How do I protect unused ports? A: All ports come with protective end caps that should be left in place on unused ports.

Q: Why is a DC power supply not included? A: The RJ45 port supports Power over Ethernet and is intended as the primary power supply option. However, users can still use a DC power supply. Since requirements for supplying DC power in outdoor scenarios can vary greatly, a waterproof sleeve for the DC port is provided as a starting point for users to design their own solution. A waterproof sleeve for the RJ45 port is also provided.

Q: Do the RF inputs have lightning protection? A: The DC and PoE power inputs have surge and lightning protection, but the N-type RX/TX inputs and SMA GPS input do not. Users should design antenna lightning protection based on their application requirements.