Difference between revisions of "RFNoC (UHD 3.0)"

From Ettus Knowledge Base
Jump to: navigation, search
(→‎Sample of Available Blocks)
Line 36: Line 36:
 
*OFDM: Burst detection + synchronization, equalizer, packet demodulator
 
*OFDM: Burst detection + synchronization, equalizer, packet demodulator
 
*and [https://github.com/EttusResearch/fpga/tree/maint/usrp3/lib/rfnoc more...]
 
*and [https://github.com/EttusResearch/fpga/tree/maint/usrp3/lib/rfnoc more...]
 +
 +
==Blocks Included with Default FPGA Images==
 +
The following images have the corresponding RFNoC blocks (Computation Engines):
 +
 +
{| class="wikitable"
 +
!Image Name
 +
!Included Blocks
 +
|-
 +
 +
|<code>usrp_x300_fpga_HG.bit</code>
 +
<code>usrp_x300_fpga_XG.bit</code>
 +
 +
<code>usrp_x310_fpga_HG.bit</code>
 +
 +
<code>usrp_x310_fpga_XG.bit</code>
 +
|<code>2x DDC, 2x DUC</code>
 +
|-
 +
 +
|<code>usrp_x300_fpga_RFNOC_HG.bit</code>
 +
<code>usrp_x300_fpga_RFNOC_XG.bit</code>
 +
|<code>DUC, DDC (one channel), fosphor, window, fft, 2x AXI FIFOs</code>
 +
|-
 +
 +
|<code>usrp_x310_fpga_RFNOC_HG.bit</code>
 +
<code>usrp_x310_fpga_RFNOC_XG.bit</code>
 +
|<code>DUC, DDC (one channel), fosphor, window, fft, 2x AXI FIFOs, Keep One in N, FIR, Siggen</code>
 +
|-
 +
 +
|<code>usrp_e310_fpga.bit</code>
 +
<code>usrp_e310_fpga_sg3.bit</code>
 +
|<code>1x DDC, 1x DUC</code>
 +
|-
 +
 +
|<code>usrp_e310_fpga_RFNOC.bit (sg1 version)</code>
 +
<code>usrp_e310_fpga_RFNOC_sg3.bit</code>
 +
|<code>fosphor, window, fft, 2x AXI FIFOs, FIR</code>
 +
|-
 +
 +
|}
 +
 +
  
 
==RFNoC Resources==
 
==RFNoC Resources==

Revision as of 15:02, 17 January 2017

Overview

RFNoC is a network-distributed heterogeneous processing tool with a focus on enabling FPGA processing in USRP devices. It allows you to move data on and off of an FPGA in a transparent way, thus enabling seamless use of both host-based and FPGA-based processing in an application. The result is a much simpler way to leverage FPGA processing capabilities and IP in your application which can scale across multiple FPGAs and devices across a network.

Signal processing algorithms are contained modules known as "Computation Engines" or "RFNoC Blocks", and an interface wrapper is provided to encapsulate existing or external IP to use with RFNoC. This allows you to import Xilinx™ CoreGen™ IP blocks, for example, and use them immediately in your RFNoC application. The internals of a RFNoC block are wholly independent from any other block, and can be designed with any tool that supports AXI stream interfaces, including VHDL, Verilog, and Xilinx™ Vivado™ HLS.

We are quickly building out the library of ready-to-use RFNoC blocks and already have many available, including the blocks necessary for an OFDM stack (e.g., detection, synchronization, equalizer, packet demodulator).

RFNoC is integrated with the UHD™ software, and all USRP devices from the third-generation on (X300 Series, E300 Series) are supported by RFNoC out-of-the-box. Like UHD, RFNoC is also Free and Open Source Software, and the full source code can be found in our public code repositories.

rfnoc.png

Framework and Data Flow Example

Below is a figure of the RFNoC stack.

rfnoc stack.png

The example below shows basic data flow of an RFNoC application. While this shows one possible data flow, there are many possible combinations from Host block to FPGA block, FPGA block to Host block, Host to Host, FPGA to FPGA, etc.

gr rfnoc ex1.png

Supported Devices

  • E310/E312
  • X300/X310

Sample of Available Blocks

  • FIFO
  • FFT
  • FIR
  • fosphor (real-time spectrum analyzer)
  • Decimator (Keep 1 in N)
  • Log Power Calculator
  • Radio Interface
  • Vector IIR (moving average)
  • Window multiplier (for FFT)
  • OFDM: Burst detection + synchronization, equalizer, packet demodulator
  • and more...

Blocks Included with Default FPGA Images

The following images have the corresponding RFNoC blocks (Computation Engines):

Image Name Included Blocks
usrp_x300_fpga_HG.bit

usrp_x300_fpga_XG.bit

usrp_x310_fpga_HG.bit

usrp_x310_fpga_XG.bit

2x DDC, 2x DUC
usrp_x300_fpga_RFNOC_HG.bit

usrp_x300_fpga_RFNOC_XG.bit

DUC, DDC (one channel), fosphor, window, fft, 2x AXI FIFOs
usrp_x310_fpga_RFNOC_HG.bit

usrp_x310_fpga_RFNOC_XG.bit

DUC, DDC (one channel), fosphor, window, fft, 2x AXI FIFOs, Keep One in N, FIR, Siggen
usrp_e310_fpga.bit

usrp_e310_fpga_sg3.bit

1x DDC, 1x DUC
usrp_e310_fpga_RFNOC.bit (sg1 version)

usrp_e310_fpga_RFNOC_sg3.bit

fosphor, window, fft, 2x AXI FIFOs, FIR


RFNoC Resources

Retrieved from "https://kb.ettus.com/index.php?title=RFNoC_(UHD_3.0)&oldid=3327"