# X310 Device Recovery

## Contents

- 1 Application Note Information
- 2 Revision History
- 3 Overview
- 4 Manual
- 5 Required Tools
- 6 Prerequisites
- 7 Installing Xilinx Vivado Lab Edition
  8 Installing the Digilent Cable Driver
- 9 Configuring Network Interface • 10 Prepare the X300/X310
- 11 Starting Xilinx Vivado Lab Edition

### AN-305 by Nate Temple and Michael Dickens

This application note covers the process of recovering the USRP X300/X310 by flashing the FPGA image via the JTAG interface.

Note: This guide is written for Linux only. In theory it can be made to work on any OS that supports Xilinx Vivado.

For reference, please refer to the user manual page for the X300/X310.

- Host Computer
- USB2/3 port
- 1 GbE or 10 GbE network interface (NIC)
- Supports Xilinx Vivado Lab installation
- Supports UHD installation
- Connections from host to the X3x0 USRP via
- USB2 cable
- One of the following, depending on the host computer's NIC
   \$ SFP+ / RJ45 Adapter and Ethernet cable
  - - ♦ SFP+ DAC cable

This guide assumes you have a Linux-based host computer that supports Xilinx Vivado, with UHD installed into the default prefix /usr/local; for example we are using Ubuntu Linux and installed UHD from source using the default CMAKE\_INSTALL\_PREFIX. If you do not have UHD installed, please install it, for example via the Building and Installing the USRP Open-Source Toolchain (UHD and GNU Radio) on Linux Application Note.

We recommend using an X310 FPGA image provided by the host computer's UHD install, so that their versions match up. During runtime, UHD checks its version against that of all target USRPs' FPGA versions, and if they are too different then UHD prints an note about the mismatch and errors out.

There are circumstances where using different versions for the host UHD and FPGA image is necessary; performing this scenario is very similar to the steps in this guide, but requires some additional steps once the USRP is accessible via networking. We do not cover this scenario in this guide. If you need assistance under this scenario, please contact Ettus Support for assistance and we will provide you with the extra note steps.

If you do not have the FPGA images downloaded for your current host UHD install, you can obtain them by executing the command:

sudo uhd\_images\_downloader

Verify you have the FPGA images downloaded by running the command:

ls -alh /usr/local/share/uhd/images/usrp\_x3\*

```
user@host:~$ ls -alh /usr/local/share/uhd/images/usrp_x3*
                       1 root root 11M Mar 17 00:37 /usr/local/share/uhd/images/usrp_x300_fpga_HG.bit
  rw-r
            - - r - - -
                       1 root root 15M Mar 17 00:37 /usr/local/share/uhd/images/usrp_x300_fpga_HG.lvbitx

1 root root 11M Mar 17 00:37 /usr/local/share/uhd/images/usrp_x300_fpga_XG.bit

1 root root 15M Mar 17 00:37 /usr/local/share/uhd/images/usrp_x300_fpga_XG.lvbitx

1 root root 16M Mar 17 00:37 /usr/local/share/uhd/images/usrp_x310_fpga_HG.bit

1 root root 21M Mar 17 00:37 /usr/local/share/uhd/images/usrp_x310_fpga_HG.bit

1 root root 21M Mar 17 00:37 /usr/local/share/uhd/images/usrp_x310_fpga_HG.lvbitx


1 root root 16M Mar 17 00:37 /usr/local/share/uhd/images/usrp_x310_fpga_HG.lvbitx
                           root root 16M Mar 17 00:37 /usr/local/share/uhd/images/usrp_x310_fpga_XG.bit
                        1
                            root root 21M Mar 17 00:37 /usr/local/share/uhd/images/usrp_x310_fpga_XG.lvbitx
  rw-r--r-- 1
user@host:~$
```

You will need to have an install of Xilinx Vivado Lab Edition, Xilinx Vivado Design Edition, or Xilinx Vivado System Edition. If you have none of those installed, then the minimum install is via Xilinx Vivado Lab Edition -- and that's what we cover in this guide. If you are using the Xilinx Vivado Design or System Edition then the paths may differ slightly from those described herein but the basic steps and process are the same; you can skip this section and go to the next one.

Xilinx Vivado Lab Edition can be downloaded from one the following links:

- current version
- legacy versions for older OSs

For this application note, we use an older Ubuntu and thus older Xilinx Vivado Lab Edition: 2015.4; we show Xilinx Vivado Lab Edition 2019.2 screenshots where they differ significantly from those in 2015.4. Regardless of the version of Xilinx Vivado you use, the steps below are roughly the same.



After the download is complete, you can verify the MD5 sum of the file if you choose to do so, since Xilinx provides a MD5 SUM Value for each download:

cd ~/Downloads

md5sum Xilinx\_Vivado\_Lab\_Lin\_2015.4\_1118\_2.tar.gz

Note: The filename and MD5 hash may differ from the screen capture shown. Verify the MD5 sum against the hash listed on the Xilinx download page.

```
user@host:~/Downloads$ md5sum Xilinx_Vivado_Lab_Lin_2015.4_1118_2.tar.gz
75bce66f7183d116bea864e536a9fb83 Xilinx_Vivado_Lab_Lin_2015.4_1118_2.tar.gz
user@host:~/Downloads$
```

Next, decompress the downloaded tarball:

tar -zxvf Xilinx\_Vivado\_Lab\_Lin\_2015.4\_1118\_2.tar.gz

Next, go into the new directory and run the xsetup installer using superuser sudo permissions:

cd Xilinx\_Vivado\_Lab\_Lin\_2015.4\_1118\_2 sudo ./xsetup

```
user@host:~/Downloads$ ls
Xilinx_Vivado_Lab_Lin_2015.4_1118_2 Xilinx_Vivado_Lab_Lin_2015.4_1118_2.tar.gz
user@host:~/Downloads$ cd Xilinx_Vivado_Lab_Lin_2015.4_1118_2/
```

```
user@host:~/Downloads/Xilinx_Vivado_Lab_Lin_2015.4_1118_2$ ls
bin data lib payload scripts tps xsetup
user@host:~/Downloads/Xilinx_Vivado_Lab_Lin_2015.4_1118_2$ sudo ./xsetup
```


This will launch the Xilinx Vivado Lab installer.



You might be prompted that a newer version is available; if so ignore this popup and click continue.

🛛 🖨 🕤 Vivado Lab	Edition 2015.4 Installer - Welcome
VIVADO.	Welcome
	We are glad you've chosen Xilinx as your platform development partner. This program can install the Vivado Lab Edition Environment.
	Supported operating systems for Vivado Lab Edition 2015.4 are: - Windows 7 SP1: 32 and 64-bit - Windows 8.1: 64-bit - Red Hat Enterprise Linux 6.5-6.6: 32 and 64-bit - Red Hat Enterprise Linux 7.0-7.1: 64-bit - CentOS Linux 7.1: 64-bit
	A Newer Version Is Available
	Xilinx Design Tools 2016.4 is now available.       before continuing.         Click Get Latest to download this latest version and cancel this installation.       before continuing.         Click Continue to continue with this installation of Xilinx design Tools 2015.4.       before continuing.
E XILINX ALL PROGRAMMABLES	
Copyright © 1986-2017 Xănx,	, Inc. All rights reserved. Preferences < Back Next > Cancel

The installer will then be at a Welcome screen, click  ${\tt Next}.$ 



You will then be prompted to accept the various License Agreements, select all of the "I Agree" boxes then click Next.

😕 💿 💿 Vivado Lab Edition 2015.4 Installer - Accept License Agreements	
Accept License Agreements	
Please read the following terms and conditions and indicate that you agree by checking the I Agree checkboxes.	ALL PROGRAMMABLE.
<ul> <li>Xilinx Inc. End User License Agreement         By checking "I AGREE" below, or OTHERWISE ACCESSING, DOWNLOADING, INSTALLING or USING THE SOFTW behalf of licensee to be bound by the agreement, which can be viewed by clicking here.     </li> <li>✓ I Agree         WebTalk Terms And Conditions         By checking "I AGREE" below, I also confirm that I have read Section 13 of the terms and conditions above WebTalk and have been afforded the opportunity to read the WebTalk FAQ posted at <a href="http://www.xilinx.co">http://www.xilinx.co</a>         understand that I am able to disable WebTalk later if certain criteria described in Section 13(c) apply. If can disable WebTalk by uninstalling the Software or using the Software on a machine not connected to to satisfy the applicable criteria or if I fail to take the applicable steps to prevent such transmission of it to allow Xilinx to collect the information described in Section 13(a) for the purposes described in Section     </li> </ul>	we concerning om/webtalk, I they don't apply, I the internet. If I fail nformation, I agree
✓ I Agree Third Party Software End User License Agreement By checking "I AGREE" below, or OTHERWISE ACCESSING, DOWNLOADING, INSTALLING or USING THE SOFTW behalf of licensee to be bound by the agreement, which can be viewed by <u>clicking here</u> . ✓ I Agree	WARE, YOU AGREE on
Copyright © 1986-2017 Xilinx, Inc. All rights reserved.	<u>N</u> ext > <u>C</u> ancel

You will then be prompted to select the install options. It is suggested to leave the default values, click Mext.

😣 🗇 💿 Vivado Lab Edition 2015.4 Installer - Vivado Lab Edition (Standalone)	
Vivado Lab Edition (Standalone)	
Customize your installation by (de)selecting items in the tree below. Moving cursor over selections below	
Installs only the Xilinx Vivado Lab Edition. This standalone product includes the Vivado Device Programmer and Vivado Logic Analyzer tools. Standalone Lab Edition is intended for use in lab environments where the full-featured Vivado Design Suite not required. Note: Device Programmer and Analyzer are also installed with all Vivado Design Editions and Vivado WebPACK products	
<ul> <li>P ★ Design Tools</li> <li>✓ Vivado Lab</li> <li>P ✓ Installation Options</li> <li>NOTE: Cable Drivers are not installed on Linux. Please follow the instructions in UG973 to install Linux cable drivers</li> <li>☑ Enable WebTalk to send usage statistics to Xilinx</li> </ul>	
۲ ۲	•
Download Size: NA Disk Space Required: 2.27 GB	
Copyright © 1986-2017 Xilinx, Inc. All rights reserved.	

You will then be prompted with the installation locations. The default value for older Xilinx Vivado Lab is /opt/Xilinx while for newer versions it is /tcols/Xilinx. We will be using the former here; what you use is your choice, but please note the install directory so that you can make sure to use it correctly later in this guide.

😕 💿 💿 Vivado Lab Editio	2015.4 Installer - Select Destination Directo	гу
-------------------------	---	----

## Select Destination Directory




Choose installation options such as location and shortcuts.

Installation Options Select the installation directory	Select shortcut and file association options
/opt/Xilinx	Xilinx Design Tools
Installation location(s) /opt/Xilinx/Vivado_Lab/2015.4	Create <u>d</u> esktop shortcuts
Disk Space Required	
Download Size: NA Disk Space Required: 2.27 GB Disk Space Available: 220.4 GB	
Copyright © 1986-2017 Xilinx, Inc. All rights reserved.	< <u>B</u> ack <u>N</u> ext > <u>C</u> ancel

If the install directory does not exist, you will be prompted immediately to create it. Click  ${\tt Yes.}$ 

🕲 🖨 🐵 Vivado Lab Edition 2015.4 Installer - Select Destin	nation Directory
Select Destination Directory	🐔 XILINX
Choose installation options such as location and shortcuts.	
Installation Options Select the installation directory	Select shortcut and file association options
/opt/Xilinx	Xilinx Design Tools
Installation location(s) /opt/Xilinx/Vivado_Lab/2015.4	Create <u>d</u> esktop shortcuts
Disk Space Required Disk Space Required: 2.27 G Disk Space Available: 220.4 (opt/Xilinx does not exist) Yes	opt/Xilinx does not exis do you want to create it? No
Copyright © 1986-2017 Xilinx, Inc. All rights reserved.	< <u>B</u> ack <u>N</u> ext > <u>C</u> ancel

Finally, you will be at the Installation Summary prompt. Click  $\tt Install$ .



The installer has to download files from the internet, but they are not large and hence the installation process typically takes only a few minute.

😕 🗇 🔍 Vivado Lab Edition 2015.4 Install	er - Installation Progress
Installation Progress	
Installing files, 35% completed.	
Final Processing	All Programmable
	Image: Spitular a and System Design         Empowering Hardware, Software and Systems         Engineers to Accelerate Productivity by Up to 15x
	www.xilinx.com/apa
Copyright © 1986-2017 Xilinx, Inc. All rights reserved.	< <u>B</u> ack I <u>n</u> stall <u>C</u> ancel

You will then be prompted that the installation was successful. Click  ${\scriptstyle \textsc{ok}},$  and the installer will close.



In order to use the JTAG interface built into the USRP X300/X310 front panel, you will need to install the Digilent Cable Driver. It is included with the Xilinx Vivado Lab Edition package.

Navigate to the folder /opt/Xilinx/Vivado\_Lab/2015.4/data/xicom/cable\_drivers/lin64/install\_script/install\_drivers, and run the installer script.

cd /opt/Xilinx/Vivado\_Lab/2015.4/data/xicom/cable\_drivers/lin64/install\_script/install\_drivers
sudo ./install\_digilent.sh

user@host:/opt/Xilinx/Vivado_Lab/2015.4/data/xicom/cable_drivers/lin64/install_script/install_drivers\$ ls -alh
total 28K
drwxr-xr-x 2 root root 4.0K Mar 17 00:18 .
drwxr-xr-x 3 root root 4.0K Mar 17 00:18
-rw-rr 1 root root 3.7K Nov 17 2015 52-xilinx-digilent-usb.rules
-rw-rr 1 root root 435 Nov 17 2015 52-xilinx-pcusb.rules
-rwxr-xr-x 1 root root 2.6K Nov 17 2015 install_digilent.sh
-rwxr-xr-x 1 root root 1.9K Nov 17 2015 install_drivers
-rwxr-xr-x 1 root root 2.0K Nov 17 2015 setup_pcusb
<pre>user@host:/opt/Xilinx/Vivado_Lab/2015.4/data/xicom/cable_drivers/lin64/install_script/install_drivers\$ sudo ./install_digilent.sh</pre>
Successfully installed Digilent Cable Drivers
user@host:/opt/Xilinx/Vivado_Lab/2015.4/data/xicom/cable_drivers/lin64/install_script/install_drivers\$

Next, reload the UDEV rules

sudo udevadm control --reload

You will need to set your ethernet interface that will be connected to the USRP X300/X310 to a static IP address of 192.168.10.1 along with setting a MTU of 1500.

Attach the SFP+/RJ45 adapter to Port 0 and connect your computer via ethernet.

t I	En 👞 🜒	<b>†</b>	
Ethernet No			
Wired conn	ection 1		
Disconnect			
Wi-Fi Netwo Wi-Fi is disa			
VPN Conne	ctions	>	
✓ Enable Net Enable Wi-F			
Connection	Information		
Edit Conne	ctions		
😣 🖱 🗊 Editing Wire	ed connection 1		
Connection name:	Vired connection 1		
General Ethernet	802.1x Security DCE	B IPv4 Settings	Pv6 Settings
Method: Manual			•
Addresses			
Address	Netmask	Gateway	Add
192.168.10.1	255.255.255.0		Delete
DNS servers:			
Search domains:			
DHCP client ID:			
Require IPv4 ac	dressing for this con	nection to complet	te
			Routes
<			
			Cancel Save

Connect the host computer where Xilinx Vivado was installed to the USRP X300/X310 via a USB2 cable. On the USRP X300/X310, plug the USB2 cable into the JTAG port on the front face plate. Once the USB cable is connected on both sides, power on the USRP X300/X310.




Start by navigating back to your home directory:

cd ~/

Next, start Xilinx Vivado Lab via the commandline

/opt/Xilinx/Vivado\_Lab/2015.4/bin/vivado\_lab



This will bring up the main Vivado Lab window:

e Strado Lab Edition 20 Eile Tools Window Help	15.4		Q+ Search commands
			E XILINX
Quick Start			
Create New Project	Open Project	Open Hardware Manager	
Information Center			
Documentation and Tutorials	Quick Take Videos	Release Notes Guide	
🖼 Tcl Console			

The main window for more recent Xilinx Vivado Lab versions -- here 2019.2 -- will look slightly different:

Vivado Lab Edition 2019.2	🙁
Eile Iools Window Help Q. Quick Access	
VIVADO. Lab Edition	E XILINX.
Quick Start Create Project >	
Open Project > Open Hardware Manager >	
Learning Center	
Documentation and Tutorials > Quick Take Videos > Release Notes Guide >	
Tcl Console	

Open the Hardware Manager by selecting Open Hardware Manager :

See Vivado Lab Edition 201	15.4			
Eile Tools Window Help				Q- Search commands
VIVADO.				XILINX
Quick Start				
Create New Project	Open Project	Open Hardware Manager		
Information Center				
Documentation and Tutorials	Quick Take Videos	Release Notes Guide		
I Tcl Console				
	nect to a target JTAG cabl	e or board. This allows you to program devic	es, debug your design	in-system, etc.


Vivado Lab Edition 2019.2	- 🛛 🙁
Eile Tools Window Help Q- Quick Access	
VIVADO. Lab Edition	<b>E</b> XILINX.
Quick Start Create Project > Open Project > Open Hardware Manager >	
Learning Center Documentation and Tutorials > Quick Take Videos > Release Notes Guide >	
Tcl Console	

This will enable a new window:

🛞 🗇 🗇 Vivado Lab Edition 2015.4	
Eile Edit Iools Window Layout View Help	rch commands
😂 🕼 💷 🌇 🐘 🗙 🚳 🗁 Default Layout 🚽 🖉 🗞 🍾 📾 Dashboard 🛛 🖏	
In C      I	
Hardware _ D & X	
Hardware	
Properties _ D & X	
Select an object to see properties	
Tcl Console	- D & ×
start_gui open_hw	•
	¥  }
Type a Tcl command here	
🗏 Tcl Console 🔎 Messages 🐁 Serial I/O Links 🔯 Serial I/O Scans	

	Vivado Lab Edition 2019.2	-	•	8
Eile Edit Iools Window Layo	ut View Help Q- Quick Access			
• • • • • • • × •	🐒 🖉 💥 Dashboard	E Default Layout		~
No hardware target is open. Open ta	rget			
Hardware ?	_ 0 C ×			
Q \ ∰   \$   \$   \$   \$   ■	0			
No content				
Properties ?	- 0 C X			
	· · ·			
Select an object to see proper	ties			
Tcl Console x Messages Ser	al I/O Links Serial I/O Scans	? .		3
Q X 0 II 0 II 0	Several production			
start_gui open_hw_manager < Type a Tcl command here				

Next, within the menu the of the Hardware Manager select Tools -> Auto Connect.



The details of the FPGA should populate the window on the left side of the Hardware Manager.

S = 💿 Vivado Lab Edition 2015.4		
Eile Edit Iools Window Layout View Help	earch commands	
😂 🕼 💷 🎥 🗙 🚳 📴 Default Layout 💿 🖉 🐐 🏌 🛇 Dashboard 🗸 🧐		
There are no debug cores. Program device Refresh device		
Hardware _ D & X		
Name Status     Connected		
Properties _ D L <sup>a</sup> ×		
Select an object to see properties		
Tcl Cansole	_ D & ×	
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/251635000C9EA current_hw_device [lindex [get_hw_devices] 0] refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0] INFO: [Labtools 27-1434] Device xc7k410t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it. WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3. Resolution: 1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR 2. Manually launch hw_server with -e "set xsdb-user-bscan <c_user_scan_chain scan_chain_number="">" to detect the debug hub at User Scan (</c_user_scan_chain>		
Type a Tcl command here		
🖴 Tcl Console 💿 Messages 🐁 Serial VO Links 🔤 Serial VO Scans		

Right click on the FPGA listed, and select Program Device.

😕 🗇 🐵 Vivado Lab Edition 2015.4		
Eile Edit Tools Window Layout View Help Q- Search commands		
😂 📾 💷 🐚 🐘 🗙 😼 📴 Default Layout 💿 🖉 🚸 🎉 🕲 Dashboard 🗸 🧐		
There are no debug cores. Program device Refresh device		
Hardware _ C 2 ×		
Name Status		
Iocalhost (1)     Connected     Connected		
P ■ # xC7k     C A standard Device Device Device Device Device     P ■ xC7k     C A standard Device Device Device Device     C A standard Device Devi		
La XA Grandware Device Properties Ctine		
Program Device		
@ Refresh Device		
Add Configuration Memory Device  Boot from Configuration Memory Device		
Program BBR Key		
Clear BBR Key		
Frogram er obe negiscers		
<pre>wc7k410t_0 Export to Spreadsheet</pre>		
Name: xc7k410t_0		
Part: xc7k410t		
ID code: 13656093		
IR length: 6		
General Properties		
Tcl Console _ D C	ĸ	
	-	
current_hw_device [lindex [get_hw_devices] 0]		
INFO: [Labtools 27-1434] Device xc7k410t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.		
INFO: [Labtools 27-1434] Device xc7k410t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it. WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3. Resolution: 1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR 2. Manually launch hw_server with -e "set xsdb-user-bscan <c_user_scan_chain scan_chain_number="">" to detect the debug hub at User Scan ( </c_user_scan_chain>		
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR		
2. Manually launch hw_server with -e "set xsdb-user-bscan <c_user_scan_chain scan_chain_number="">" to detect the debug hub at User Scan</c_user_scan_chain>		
	-	
Type a Tcl command here	4	
E Tcl Console O Messages % Serial I/O Links E Serial I/O Scans		
Program hardware device with specified bitstream		


This will popup a new window. Click on the file selection button and navigate to the location of the UHD FPGA images, and select the correct FPGA image for your device. (/usr/local/share/uhd/images)

**Note:** Select the correct FPGA image that matches your USRP (either \_x300 or \_x310) with the .bit file extension. It is recommended to select the \_Hg FPGA image, which will initialize Port 0 as 1 GbE and Port 1 as 10 GbE. Advanced users operating with dual 10 GbE may select the \_xg image, however you will need to adjust the instructions listed within this document to match the dual 10GbE configuration (IP Addresses, MTU settings, etc).

🛛 🖨 🕙 Vivado Lab Edition				
<u>Eile Edit Tools Window La</u>	yout View Help			Q+ Search commands
😂 in 🕫 🖬 🐘 🗙 🚳	😬 Default Layout	🝷 🎉 🐐 🦎 🛇 Dashboard + 🖏		
There are no debug cores.	Program device Refre	sh device		
Hardware	_ 0	e ×		
<				
Name     Nore	Connec			
	350DDC9EA (1) Open			
La XADC (System Mon	Program hitor)	mmed		
	👂 💿 Program Device	e	_	
		ramming file and download it to your hardware		
	bitstream programming	g probes file that corresponds to the debug file.	cores contained in the	· ·
				a second s
	Bitstream file:		l	
Name: xc7k410 Part: xc7k410	Debug probes file:			Specify Bitstream file
ID code: 136560	Enable end of startu	up check		
IR length: 6				
1				
General Properties				
Tcl Console				
INFO: [Labtoolstcl / current_hw_device [las		01	Program Cancel	-
👓 😳 refresh_hw_device -upc	date_hw_probes false [	<pre>(lindex [get_hw_devices] 0] )TAG device index = 0) is programmed with</pre>	a design that has no sur	ponted debug core(s) in it
WARNING: [Labtools 27-		core was not detected at User Scan Chain		ported debug coretor in it.
1. Make sure the clock		bug hub (dbg_hub) core is a free running		
1 Anually launch hw	_server with -e "set x	csdb-user-bscan <c_user_scan_chain scan_c<="" td=""><td>hain_number&gt;" to detect t</td><td>the debug hub at User Scan</td></c_user_scan_chain>	hain_number>" to detect t	the debug hub at User Scan
4	ilim.			× •
Type a Tcl command here				
E Tcl Console O Messa	ges 🛯 % Serial I/O Links	Serial VO Scans		
Program hardware device with a	specified bitstream			
😑 🐵 Specify Bitstream File				
Look in: User Desiti home Docuri user Music Pictures Puble dd Templates Videos				
Desktr home Docum Juser				+
Downidage Music			File Preview	
Public Public			Select a file to pr	even.
Templates				
C YMERS				
File game:				
Files of type: Btstream Files (.bit, bin, rbt)				•
				Open Cancel

hund not be have be ha	Note: State	Specify Bitstream	File	
	Image: Section	ik in Dimages		
Auch Durch Barbahan   Wing Julio Papa Julio	Auge, Auge       Units 2012 Page Mail         Varie, Auge       Units 2012 Page Mail         Varie, Davie Mail       Units 2012 Page Mail         Varie, Davie Mail       Units 2012 Page Mail         Varie Mail       Page Mail			
Han Jones Han Jones	rub. Tipe And rub. T	bit winusb driver		and the second se
he person per	pro	usrp2_fpga.bin		No. of Contract of
rsg blog begannen rsg blog be	ng 110 g hgg hg han han hg 100 g hgg han			
wij Job Speaken wij Jo	ng 2020 geskahe ng 2	usrp b100 fpga 2ncbin		Directory: /usr/local/share/uhd/mages
hg Jood Market See See See See See See See See See S	ng Joogener ng	arp_b200_fpga.bin		
wighting physics wighting phy	ing 2120 (page king ing 214)			Modified: Today at 00:37 AM
mig Aus_Spie Justice mig Aus_Spie Justice	mg.has_hogs.gin.ed. mg.has_h			Size: 15.1 MB Type: Bitstream file
his pace of part of a manual part of a m	hy sets (prive stermine prive sets (prive stermine) prive sets (prive	srp_e3ec_fpga_idle.bit		
sry 210. papakin ry 21	ry, 210, papakan ry, 210, p			Permissions, Inter-
my Rate Gippakt my Rat	rg. 213 (pg path rg. 213 (pg path rg. 203 (pg path) rg. 203 (pg path rg. 203 (pg path) rg. 203 (pg path rg. 203 (pg path) rg.	srp_el10_fpga.bin		
seg_log_fining seg_log_finin	ing, 12,00 μksin ing, 12,00	srp_e310_fpga.bt		
srighted for a set of the set of	i <sup>n</sup> <sub>2</sub> , 220, 2, 2 μga hin <sup>n</sup> <sub>2</sub> , 220, 2, 2 μga hin <sup>n</sup> <sub>2</sub> , 220, 2, 1 μga hin <sup>n</sup> <sub>2</sub> , 220, 2, 1 μga hin <sup>n</sup> <sub>2</sub> , 220, 2, 1 μga hin <sup>n</sup> <sub>2</sub> , 220, 2 μga hin <sup>n</sup> <sub>2</sub> , 220,			
wij John Japan min Japan	rg. 102 of 2, bigs kin rg. 202 of 2, bigs kin rg.			
tery	ing. 122.0 μk kan ing. 122.0	srp_n200_r3_fpga.bin		
win, 2013, 20, 20 gab his win, 2013, 20, 2014, 2014 The first sear files ( Lob. bin, 400)	ing. 122 (2, 2, peak his my. 2020, (2, peak his my.			
wp.n210 / 2. joga bin mp.n220 / pga bin mp.n220 /	ry. 212 of Jopa bin ry. 220	usrp_n210_r2_fpga.bin		
wing200 (page2016) wing	righ, 230, fpg, 143, fgg, 143, fgg	usrp_n210_r3_fpga.bin		
seg. 300, fpgg. v6. 5 st arm: vcp., 010, fpgg. v6. 5 st ar	rmg. Job 0, fpgg. v6. bit mrm: trop_010, fpgg. v6. bit trop_010, fpg			
of lyee Reterem Fries Lub. Line, ndd)	<pre># bet (bittream File Lot, bin, td)</pre>	usrp_x300_fpga_HG.bit		
of lyee Reterem Fries Lub, bin, do)	<pre># bet (bittream File Lot, bin, td) CC Cet  Specially Bitstream File  Turub diver ing 300 (pga y0.0.e  Turub diver ing 300 (pga</pre>	ame: Justo x310 f	foca HG bit	
Specify bitstream File         Image:	OK       CK         Specify Bitstream File       Image:       Image: </td <td></td> <td></td> <td></td>			
Specify Bitstream File         r       Images         d       Images         d       Images         d       Images         musb, draw       Images         mp22, whin       Images         mp23, bigs bin       Images         mp23, bigs bin <td< td=""><td>Specify Bitstream File       Images       Images</td><td>- Mr. Landau</td><td></td><td></td></td<>	Specify Bitstream File       Images	- Mr. Landau		
In index ind	r	Specify Bitstream	File	
Instrume         Image and D (page Moller prog 2 (whole wrp 2)(00) (page 2) xolon         Image and D (page 2) xolon           wrp 2 (whole wrp 2)(00) (page 2) xolon         Image and D (page 2) xolon         Image and D (page 2) xolon           wrp 2)(00) (page 2) xolon         Image and D (page 2) xolon         Image and D (page 2) xolon           wrp 2)(00) (page 2) xolon         Image and D (page 2) xolon         Image and D (page 2) xolon           wrp 2)(00) (page 2) xolon         Image and D (page 2) xolon         Image and D (page 2) xolon           wrp 2)(00) (page 2) xolon         Image and D (page 2) xolon         Image and D (page 2) xolon           wrp 2)(00) (page 2) xolon         Image and D (page 2) xolon         Image and D (page 2) xolon           wrp 2)(00) (page 2)         Image and D (page 2) xolon         Image and D (page 2) xolon           wrp 2)(00) (page 3)         Image and D (page 2) xolon         Image and D (page 2) xolon           wrp 2)(00) (page 3)         Image and D (page 2) xolon         Image and D (page 2) xolon           wrp 2)(00) (page 3)         Image and D (page 2) xolon         Image and D (page 2) xolon           wrp 2)(00) (page 3)         Image and D (page 2) xolon         Image and D (page 2) xolon           wrp 2)(00) (page 3)         Image and D (page 2) xolon         Image and D (page 2) xolon           wrp 2)(00) (page 3)         Image and (page 2) xolon	hunds driver rp2/pga kin rp 2/b00 /pga yho rp 2/b00 /pga kin rp 2	k jn: 🚺 images		
multi giver       urg. j.still (figs_ H0.bit         urg.2, fap.bin       urg. j.still (figs_ H0.bit         urg.2, j.still (figs_ H0.bit       urg. j.still (figs_ H0.bit         urg.2, j.	hunde diver yz 2 jops bin yz 2 jops bin jops bin	tie de la companya de	Susra vitto fees X0.hP	Recent Directories
Imp2_dpa_bn         Imp2_dpa_bn         File Preview           wsp_b00_(pga_bn)         wsp_b00_(pga_bn)         File view_ddl0_(pga_bn)           wsp_b00_(pga_bn)         wsp_b00_(pga_bn)         Scientary at 0.0.37 AM           wsp_b00_(pga_bn)         wsp_b00_(pga_bn)         Scientary 0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.	<pre>prg2./pga.bm</pre>	inusb_driver		Co./home/user
srp_bi00_fpga_bn srp_bi00_fpga_bn srp_bi00_fpga_bn srp_bi00_fpga_bn srp_bi00_fpga_bn srp_bi00_fpga_bn srp_bi00_fpga_bn srp_bi00_fpga_bn srp_bi00_fpga_bn srp_bi00_fpga_bn srp_bi00_fpga_bn srp_bi00_fpga_bn srp_bi00_fpga_bn srp_bi00_fpga_bn srp_bi00_fpga_bn srp_bi00_fpga_bn srp_bi00_fpga_bn srp_bi00_fpga_bn srp_bi00_fpga_bn srp_bi00_fga_bn srp_bi00_fga_bn srp_bi00_fga_bn srp_bi00_fga_bn srp_bi00_fga_bn srp_bi00_fga_bn srp_bi00_fga_bn srp_bi00_fga_bn srp_bi00_fga_bn srp_bi00_fga_bb srp_	In plot plap hn pplot plap hn pplo		🐏 usrp_x310_fpga_XG.bit	File Preview
vir_b100_fpg_2xx.bm     Directory: Aurificial/hare/Underages       vir_b200_fpg_bn     vir_b200_fpg_bn       vir_b200_fpg_bn     vir_	rg b100 [pga 2ncbm rg b200 rg ga bn rg b200			
mp_dotsorphism         Accessed: Today at 00:37 AM           mp_dotsorphism         pga.bin           mp_dotsorphism         Modified: Today at 00:37 AM           mp_dotsorphism         Modified: Today at 00:47           mp_dot: Today at 00:47	Pip. 2007         Tigga.bin         Accessed: Todiay at 00:37 AM           Pip. 2007         Tigga.bin         Modified: Todiay at 00:37 AM           Pip. 2007         Figga.bin         Provide: Todiay at 00:37 AM           Pip. 2007         Figga.bin         Modified: Todiay at 00:37 AM           Pip. 2007         Figga.bin         Provide: Todiay at 00:37 AM           Pip. 2007<	rsrp_b100_fpga_2ncbin		Directory: /usr/local/share/uhd/mages
witp_b200mmil/pga.bin     Modified: Today at 00.37 AM       witp_b205mmil/pga.bin     Size: 51. MB       witp_b206/pga.bin     Size: 51. MB       witp_h200     Size: 51. MB       witp_b206/pga.bin     Size: 51. MB       witp_h206/pga.bin     Size: 51. MB <t< td=""><td>ing_b200mm_[hga.bm rp_b205mm_[hga.bm rp_b205mm_[hga.bm rp_b205mm_[hga.bm rp_b3bc[hga.bh rp_b3bc[hga.bh rp_b3bc[hga.db.gd].bk rp_b3bc[hga.bh rp_b3bc[hga.bh rp_b3bc[hga.bh rp_b3bc].fga.bh rp_b3bc[hga.sg].bk rp_b3bc[hga.sg].bk rp_b3bc[hga.sg].bk rp_b3bc].fga.bh rp_b</td><td>isrp_b200_fpga.bin</td><td></td><td></td></t<>	ing_b200mm_[hga.bm rp_b205mm_[hga.bm rp_b205mm_[hga.bm rp_b205mm_[hga.bm rp_b3bc[hga.bh rp_b3bc[hga.bh rp_b3bc[hga.db.gd].bk rp_b3bc[hga.bh rp_b3bc[hga.bh rp_b3bc[hga.bh rp_b3bc].fga.bh rp_b3bc[hga.sg].bk rp_b3bc[hga.sg].bk rp_b3bc[hga.sg].bk rp_b3bc].fga.bh rp_b	isrp_b200_fpga.bin		
srp_2010_foga.bin srp_e3x0_foga.gile_g3_Dit srp_e3x0_foga.gile_g3_Dit srp_e3x0_foga.bit srp_e3x0_foga.bit srp_e3x0_foga.bit srp_e3x0_foga.bit srp_e3x0_foga.bit srp_e3x0_foga.bit srp_e3x0_foga.bin srp_e3x0_foga.bin srp_e3x0_foga.bin srp_e3x0_foga.bin srp_e3x0_foga.bin srp_e3x0_foga.bin srp_e3x0_foga.bin srp_e3x0_foga.bin srp_e3x0_foga.bin srp_e3x0_foga.bin srp_e3x0_foga.bin srp_e3x0_foga.bin srp_e3x0_foga.bin srp_e3x0_foga.bin srp_e3x0_foga.bin srp_e3x0_foga.bin srp_e3x0_foga.bin srp_e3x0_foga.bin srp_e3x0_foga.bin srp_e3x0_foga.bit srp_e3x0_foga.bit srp_e3x0_foga.bit srp_e3x0_foga.bit srp_e3x0_foga.bit srp_e3x0_foga.bit srp_e3x0_foga.HiG.bit Discrete Statream Files (.bit. bin. rbt)	srg b210_fpga.bin sp b40_fpga.bin sp b40_ffga.bin sp b40_ffga.			Modified: Today at 00:37 AM
Proceedings of the set	Proceedings     Permissions: ner-r-       Permissions: ner-r-     Permissions: ner-r-       Permissions: ner-r-     Permissions: ner-r-	esrp_b210_fpga.bin		Type: Bitstream file
sm_etamping_ung_utani smp_etamping_ung_utani smp_etal0_fnga.bu smp_etal0_fnga.bu smp_etal0_fnga.sgl.bu smp_r200_r2_fnga.bu smp	pp_end_ppg_add_pgaba rp_ello_figa_s2bin rp_ello_figa_s2bin rp_ello_figa_s2bin rp_ello_figa_s4 rp_ello_figa_s4 rp_ello_figa_s4 rp_ello_figa_b4 rp_ello_figa_b4 rp_ello_figa_b4 rp_n200_figa_b4 rp_n200_rf_figa_b4 rp_n200_rf_figa_b4 rp_n200_figa_b4 rp_	srp_e3or_fpgs_idle.bit		
srp_ell0_fpga.bn srp_ell0_fpga.bn srp_ell0_fpga.bd srp_ell0_fpg	rp_e110_fpga.bn rp_e310_fpga.bdt rp_e300_fpga.bdt rp_n200_fx.bin rp_n200_fx.bin rp_n200_f2_fpga.bin rp_n210_fx.bin rp_n210_fx.bin rp_n210_fpga.bin			Permananta, martin
erp_e310_fpga_sd1.bt erp_e310_fpga_sd2.bt erp_n200_r2_fpga.bn erp_n200_r2_fpga.bn erp_n200_r2_fpga.bn erp_n210_r4_foga.bn erp_n210_r4_fpga.bn erp_n210_r4_fpga.bn erp_n210_r4_fpga.bn erp_n210_fpga_sd1 erp_s310_fpga_HS.bt of bpe: Btstream Files (.bt. bin. rbt)	rp_e310_fpga_fg1 rp_e310_fpga_g1 rp_e320_fpga_fg1 rp_e320_f2_fpga.bin rp_e320_f2_fpga.bin rp_e320_f2_fpga.bin rp_e320_fgga.bin rp_e320_ffga.bin rp_e320_fpga.bit rp_e320_fpga.bit rp_e320_fpga_HG.bit fbpe: Btstream Files (.bit, bin, rbt)	srp_el10_fpga.bin		
srp_n200_r4_fsga.bin srp_n200_r4_fsga.bin srp_n200_r4_fsga.bin srp_n210_r4_fsga.bin srp_n210_r4_fsga.bin srp_n210_r4_fsga.bin srp_n210_r4_fsga.bin srp_n210_r4_fsga.bin srp_n230_fsga.bit srp_n300_fsga_HG.bit of type Btstream Files (.bit. bin. rbt)	rg_n200_fx.bin rg_n200_r2_fpga.bin rg_n200_r2_fpga.bin rg_n210_r4_fpga.bin rg_n210_r4_fpga.bin rg_n210_r4_fpga.bin rg_n210_r4_fpga.bin rg_n210_r4_fpga.bin rg_n210_r4_fpga.bit rg_u300_fpga_k6.bit ame Lurp_u310_fpga_H6.bit fg_pre: Bitstream Files (.bit, bin, rbt) Computed of the second of the seco	strp_e310_fpga.bt		
srp_n200_r2_frags.bin srp_n200_r4_frags.bin srp_n210_r4_frags.bin srp_n210_r4_frags.bin srp_n210_r4_frags.bin srp_n220_r4_frags.bin srp_n230_frags.bit srp_s310_frags_HS.bit of type: Bitstream Files (.bit. bin. rbt) Componented Componented	rg_n200_r2_fpga.bin rg_n200_r4_fpga.bin rg_n210_r4_fpga.bin rg_n210_r4_fpga.bin rg_n210_r4_fpga.bin rg_n210_r4_fpga.bin rg_n220_fgga.bit rg_n200_fpga_H6.bit ame      krg_x310_fpga_H6.bit aftppe:      Btstream Files (.bit, bin, rbt)     Concernent			
srp_n200_r4_fpga.bin srp_n210_rkbin srp_n210_r3_fpga.bin srp_n210_r4_fpga.bin srp_n230_fpga.bin srp_n300_fpga_H6.bit srp_x310_fpga_H6.bit of ppe Btstream Files (.bit, bin, rbt) Computation	rg_n200_r4_fpga.bin rg_n210_r2(fpga.bin rg_n210_r2(fpga.bin rg_n210_r4_fpga.bin rg_n210_r4_fpga.bin rg_n300_fpga.bit rg_n300_fpga.bit rg_n300_fpga.HiS.bit ame urg_n310_fpga.HiS.bit fbge: Bitstream Files (.bit. bin. rbt)	srp_n200_r2_fpgs.bin		
srp_n210_hkbin srp_n210_r2_fpga.bin srp_n210_r4_fpga.bin srp_n220_fpga.bit srp_n230_fpga_kt srp_s300_fpga_kt.bit same: [srp_s310_fpga_H6.bit of type: [Bitstream Files (.bit. bin. rbt)]	rp_n210_fx8in rp_n210_r2_fpga.bin rp_n210_r2_fpga.bin rp_n220_fpga.bin rp_n200_fpga.bit ame: [usrp_x310_fpga_H3.bit aftppe: [Btstream Files (.bit, bin, rbt)	erp_n200_r3_fpga.bin		
srp_n210_r2_fpgs.bn srp_n220_r3_fpgs.bn srp_n230_fpgs.bn srp_n230_fpgs.bt srp_s30_fpgs.H6.bt same: usrp_s310_fpgs_H6.bt of type: Btstream Files (.bit. bin. rbt)	rp_n210_r2_fpga.bn rp_n210_r4_fpga.bn rp_n230_fpga.bt rp_s300_fpga_H6.bit ame: txrp_x310_fpga_H6.bit af type: Btstream Files (.bit. bin. rbt)			
srp_n210_r4_fpga.bin srp_x320_fpga.bt srp_x320_fpga_H6.bit arme: [usrp_x310_fpga_H6.bit of type: [Btstream Files (.bit, bin, rbt)]	rp_n210_r4_fpga.bin rp_n230_fpga.bt rp_n300_fpga_H6.bt ame: [urp_x310_fpga_H6.bt af bpe: [Btstream Files (.bt, .bin, rbt)] Comp_usited	strp_n210_r2_fpga.bin		
srp_r230_fpga_bt srp_r330_fpga_H3.bt same: usrp_r310_fpga_H3.bt of type: Btstream Files (.bt. bin. rbt) Computer files	rrp_r230_frga.bt rrp_r300_frga_HG.bit ame: urrp_rK310_frga_HG.bit of type: Btstream Files (.bit, bin, rbt)	usrp_n210_r3_fpga.bin		
erp_x300_fpga_H6.bit ame: _uerp_x310_fpga_H6.bit of t_ppe: _Bitstream Files (.bit, bin, ritt)	Imp_300_fpga_H6.bit ame: Usrp_x310_fpga_H6.bit of type: Bitstream Files (.bit, bin, rbt)			
of jype: Bitstream Files (.bit. bin. rbt)	of type: (Bitstream Files (.bit. bin. rbt)	srp_x300_fpga_HG.bit		
OK Can		ame: Usrpjx310_f	pga_HS.bit	
Den erketet				
One elected	Date selected			
	Program hardware device with specified bitstream			

Next, click Program.



A progress bar will popup as the FPGA is programmed.

🛇 🗇 🕣 Vivado Lab Edition 2015.4		
Eile Edit Tools Window Layout View Help	Q+ Search commands	
😂 📾 💷 🐚 📉 😽 🧑 🖻 Default Layout 🚽 🖉 🚸 🦎 🕥 Dashboard + 🧐		
There are no debug cores. Program device Refresh device		
Hardware _ D L ×		
Name Status		
Q-S xc7k410t 0 (1) Programmed		
Le XADC (System Monitor)		
Hardware Device Properties _ D & X		
$\leftarrow \rightarrow \bigcirc \land \land$		
Name Program Device		
Name: NC/K41		
Part: xc7k41 M Programming the device Cancel		
ID code: 136560 28%		
Background		
General Properties		
Tcl Console	_ D & ×	
INFO: [Labtools 27-1434] Device xc7k410t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it wARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3. Resolution: 1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR 2. Manually launch hw_server with -e "set xsdb-user-bscan <c_user_scan_chain scan_chain_number="">" to detect the debug hub at User Scan ( set_property PROBES.FILE {} [lindex [get_hw_devices] 0] set_property PROGRAM.FILE {/usr/local/share/uhd/images/usrp_x310_fpga_HG.bit} [lindex [get_hw_devices] 0] Type a Tcl command here</c_user_scan_chain>		
	•	
Type a Tcl command here		
🖪 Tcl Console 💿 Messages 🐁 Serial I/O Links 📴 Serial I/O Scans		
Programming the device		

Once the programming is completed, close Vivado Lab.

Note:: If Vivado is actively attached to the USRP (auto-connect is enabled for the specific target), then at USRP power cycle Vivado will stop the USRP from auto-loading whatever FPGA image is stored on it. If you are going to leave Vivado open, then make sure Vivado's session to the USRP is closed during the USRP power cycle to get the USRP to load the onboard FPGA image as usual. The USRP should boot fully and as usual so long as Vivado's session to it is closed, regardless of whether USB is plugged it (active or not) or if Vivado is running (so long as the session to the USRP target is not active).

🤒 🚍 🐵 Vivado Lab Edition 2015.4		
Eile Edit Tools Window Layout View Help	Q+ Search commands	
🔁 📾 💷 🗎 📩 💥 🥳 🖾 Default Layout 🔹 🛒 🗞	🔌 💿 Dashboard + 😨	
There are no debug cores. Program device Refresh device		
Hardware _ C C ×		
Name Status     Iocalhost (1)     Connected		
xc7k410t_0 (1)     Programmed     XADC (System Monitor)		
ADC (System Monitor)		
Hardware Device Properties L ×		
Hardware Device Properties _ □ L ×		
Name: xc7k410t_0		
Part: xc7k410t		
ID code: 13656093		
IR length: 6		
General Properties		
Tcl Console	_ D 2 ×	
INFO: [Labtools 27-3164] End of startup status: HIGH		
program_hw_devices: Time (s): cpu = 00:00:10 ; elapsed	= 00:00:09 . Memory (MB): peak = 5519.723 ; gain = 0.000 ; free physical = 1295	
The refresh hw device [lindex [get hw devices] 0]	index = 0) is programmed with a design that has no supported debug core(s) in it.	
WARNING: [Labtools 27-3123] The debug hub core was not		
Resolution: 1. Make sure the clock connected to the debug hub (dbg	hub) care is a free running clack and is active OR	
Annually launch hw_server with -e "set xsdb-user-bs	can <c_user_scan_chain scan_chain_number="">" to detect the debug hub at User Scan (</c_user_scan_chain>	
	<b>V</b>	
INFO: [Labtools 27-3164] End of startup status: HIGH program_hw_devices: Time (s): cpu = 00:00:10 ; elapsed refresh_hw_device [lindex [get_hw_devices] 0] INFO: [Labtools 27-1434] Device xc7k410t (JTAG device WARNING: [Labtools 27-3123] The debug hub core was not Resolution: 1. Make sure the clock connected to the debug hub (dbg 2. Manually launch hw_server with -e "set xsdb-user-bs Type a Tcl command here		
🖺 Tcl Console 💿 Messages 🐁 Serial I/O Links 📴 Serial I/O Scans		

Return to a terminal and attempt to ping the USRP X300/X310.

ping 192.168.10.2

### 😣 🗐 🗊 user@host: ~

user@host:~\$ ping 192.168.10.2 PING 192.168.10.2 (192.168.10.2) 56(84) bytes of data. 64 bytes from 192.168.10.2: icmp\_seq=1 ttl=32 time=1.03 ms 64 bytes from 192.168.10.2: icmp\_seq=2 ttl=32 time=0.767 ms 64 bytes from 192.168.10.2: icmp\_seq=3 ttl=32 time=0.778 ms 64 bytes from 192.168.10.2: icmp\_seq=4 ttl=32 time=0.871 ms

Stop the ping with CTRL-C.

At this point, if you're able to ping the USRP X300/X310, attempt to run the UHD utility uhd\_usrp\_probe.

uhd\_usrp\_probe

#### Example output from uhd\_usrp\_probe:

Device: X-Series Device

user@host:~\$ uhd\_usrp\_probe linux; GNU C++ version 5.4.0 20160609; Boost\_105800; UHD\_003.010.001.HEAD-0-gc705922a

```
X300 initialization sequence...
Determining maximum frame size... 1472 bytes.
Setup basic communication...
Loading values from EEPROM...
Radio 1x clock:200
[DMA FIFO] Running BIST for FIFO 0... pass (Throughput: 1304.3MB/s)
[DMA FIFO] Running BIST for FIFO 1... pass (Throughput: 1300.5MB/s)
[RFNoC Radio] Performing register loopback test... pass
Performing timer loopback test... pass
Performing timer loopback test... pass
```

/ Mboard: X310
revision: 8
revision.compat: 7
product: 30818
mac-addr0: 00:00:00:00:00:00
mac-addr1: 00:00:00:00
gateway: 192.168.10.1
ip-addr0: 192.168.10.2
subnet0: 255.255.255.0
ip-addr1: 192.168.20.2
subnet1: 255.255.255.0
ip-addr2: 192.168.40.2
subnet3: 255.255.0
ip-addr3: 192.168.40.2
subnet3: 255.255.0
serial: xxxxxxx
FW Version: 5.1
FPGA Version: 33.0
RFNoC capable: Yes
Time sources: internal, external, gpsdo
Clock sources: internal, external, gpsdo
Sensors: ref\_locked
//
RX Dboard: A
| ID: UBX-160 v1 (0x007a)
| Serial: xxxxxxx

RX Frontend: 0 Name: UBX RX Malle: USA KA Antennas: TX/RX, RX2, CAL Sensors: lo\_locked Freq range: 10.000 to 6000.000 MHz Gain range PGA0: 0.0 to 31.5 step 0.5 dB Bandwidth range: 160000000.0 to 160000000.0 step 0.0 Hz Connection Type: IQ Uses LO offset: No RX Codec: A Name: ads62p48 Gain range digital: 0.0 to 6.0 step 0.5 dB RX Dboard: B RX Frontend: 0 Name: Unknown (Oxffff) - 0 Antennas: Sensors: Freq range: 0.000 to 0.000 MHz Gain Elements: None Bandwidth range: 0.0 to 0.0 step 0.0 Hz Connection Type: IQ Uses LO offset: No RX Codec: B Name: ads62p48 Gain range digital: 0.0 to 6.0 step 0.5 dB TX Dboard: A ID: UBX-160 v1 (0x0079) Serial: xxxxxxx TX Frontend: 0 Name: UBX TX Antennas: TX/RX, CAL Sensors: lo\_locked Freq range: 10.000 to 6000.000 MHz Gain range PGA0: 0.0 to 31.5 step 0.5 dB Bandwidth range: 160000000.0 to 160000000.0 step 0.0 Hz Connection Type: QI Uses LO offset: No TX Codec: A Name: ad9146 Gain Elements: None TX Dboard: B TX Frontend: 0 Name: Unknown (Oxffff) - 0 Antennas: Sensors: Freq range: 0.000 to 0.000 MHz Gain Elements: None Bandwidth range: 0.0 to 0.0 step 0.0 Hz Connection Type: IQ Uses LO offset: No TX Codec: B Name: ad9146 Gain Elements: None RFNoC blocks on this device: DmaFIFO\_0 Radio\_0 Radio\_1 \* \* DDC\_0 DDC\_1 \* DUC 0 ÷ DUC\_1

If running uhd\_usrp\_probe is successful, proceed with flashing the FPGA image with the UHD utility uhd\_image\_loader.

Note: Flashing the FPGA image via JTAG only does not write the FPGA image to EEPROM, you must run the uhd\_image\_loader to write the FPGA image to the internal EEPROM.

uhd\_image\_loader --args "type=x300,addr=192.168.10.2,fpga=HG"



```
user@host:~$ uhd_image_loader --args "type=x300,addr=192.168.10.2,fpga=HG"
linux; GNU C++ version 5.4.0 20160609; Boost_105800; UHD_003.010.001.HEAD-0-gc705922a
Unit: USRP X310 (30DDC9E, 192.168.10.2)
FPGA Image: /usr/local/share/uhd/images/usrp_x310_fpga_HG.bit
-- Initializing FPGA loading...successful.
-- Loading HG FPGA image: 100% (121/121 sectors)
-- Finalizing image load...successful.
Power-cycle the USRP X310 to use the new image.
user@host:~$
```

Power off the USRP X300/X310, remove the JTAG USB cable, and then power on the USRP X300/X310.

The USRP X300/X310 is now recovered. You should be able to ping, run uhd\_usrp\_probe and any other UHD utility/application as normal.