Difference between revisions of "N200/N210"

Revision as of 20:30, 7 May 2016 (view source) Ettus (Talk | contribs) (→‎Datasheets) ← Older edit		Revision as of 20:31, 7 May 2016 (view source) Ettus (Talk | contribs) (→‎Datasheets) Newer edit →
Line 79:		Line 79:
	==Datasheets==		==Datasheets==
−	{| class="wikitable"	+	{| class="wikitable" style="width:100%"
	!Part Number		!Part Number
	!Description		!Description

---

Revision as of 20:31, 7 May 2016

Device Overview

The USRP Network Series offers high-bandwidth, high-dynamic range processing capability. The Gigabit Ethernet interface of the USRP Network Series allows high-speed streaming capability up to 50 MS/s in both directions (8-bit samples). These features, combined with plug-and-play MIMO capability make the USRP Network an ideal candidate for software defined radio systems with demanding performance requirements.

Key Features

N200

50 MHz of RF bandwidth with 8 bit samples 25 MHz of RF bandwidth with 16 bit samples Gigabit Ethernet connectivity MIMO capable - requires two or more USRP N200 devices as motherboard has one daughterboard slot (1 RX + 1 TX connectors) Onboard FPGA processing FPGA: Xilinx® Spartan® 3A-DSP XC3SD1800A ADCs: 14-bits 100 MS/s DACs: 16-bits 400 MS/s Ability to lock to external 5 or 10 MHz clock reference TCXO Frequency Reference (~2.5ppm) Optional internal GPS locked reference oscillator FPGA code can be changed with Xilinx® ISE® WebPACK™ tools Frequency range: DC - 6 GHz with suitable daughterboard

N210

50 MHz of RF bandwidth with 8 bit samples 25 MHz of RF bandwidth with 16 bit samples Gigabit Ethernet connectivity MIMO capable - requires two or more USRP N210 devices as motherboard has one daughterboard slot (1 RX + 1 TX connectors) Onboard FPGA processing FPGA: Xilinx® Spartan® 3A-DSP XC3SD3400A ADCs: 14-bits 100 MS/s DACs: 16-bits 400 MS/s Ability to lock to external 5 or 10 MHz clock reference TCXO Frequency Reference (~2.5ppm) Optional internal GPS locked reference oscillator FPGA code can only be changed with the paid version of the Xilinx® ISE® Design Suite tools Frequency range: DC - 6 GHz with suitable daughterboard

Compatible Daughterboards

• SBX-40
• UBX-40
• WBX-40
• CBX-40
• LFRX / LFTX
• BasicRX / BasicTX
• TVRX2
• DBSRX2

RF Specifications

RF Performance (with WBX)

• SSB/LO Suppression -35/50 dBc
• Phase Noise 1.8 GHz 10kHz -80 dBc/Hz
• Phase Noise 1.8 GHz 100kHz -100 dBc/Hz
• Phase Noise 1.8 GHz 1MHz -137 dBc/Hz
• Power Output 15 dBm
• IIP3 (@ typ NF) 0 dBm
• Typical Noise Figure 5 dB

Clocks and Samples Rates

• FIXME NEEL

Physical Specifications

Dimensions

22 x 16 x 5 cm

Environmental Specifications

Operating Temperature Range

• N200/N210 0-40 °C

Schematics

N200/N210

N200/N210 Schematics

Datasheets

Part Number	Description	Schematic ID	Schematic Page
AD9777	Dual Channel, 16-Bit DAC
ADS62P4X	Dual Channel, 14-Bit ADC
XC3SD3400AFG676	FPGA
AD56x3
AD9510	Clock Distribution IC
ET1011C2	Gigabit Ethernet Transceiver
CY7C1354C	Pipelined SRAM
MAX232	Drivers/Receiver

Mechanical Info

Weight

1.2 kg

Drawings

FPGA

• Utilization statistics are subject to change between UHD releases, current as of UHD 3.9.4

N200

Device utilization summary:
---------------------------

Selected Device : 3sd1800afg676-5

 Number of Slices:                    18356  out of  16640   110% (*)
 Number of Slice Flip Flops:          20466  out of  33280    61%
 Number of 4 input LUTs:              32968  out of  33280    99%
    Number used as logic:             28511
    Number used as Shift registers:    3945
    Number used as RAMs:                512
 Number of IOs:                         338
 Number of bonded IOBs:                 331  out of    519    63%
    IOB Flip Flops:                     342
 Number of BRAMs:                        41  out of     84    48%
 Number of GCLKs:                         6  out of     24    25%
 Number of DCMs:                          1  out of      8    12%
 Number of DSP48s:                       31  out of     84    36%

N210

Device utilization summary:
---------------------------

Selected Device : 3sd3400afg676-5

 Number of Slices:                    18349  out of  23872    76%
 Number of Slice Flip Flops:          20475  out of  47744    42%
 Number of 4 input LUTs:              32986  out of  47744    69%
    Number used as logic:             28529
    Number used as Shift registers:    3945
    Number used as RAMs:                512
 Number of IOs:                         338
 Number of bonded IOBs:                 331  out of    469    70%
    IOB Flip Flops:                     342
 Number of BRAMs:                        41  out of    126    32%
 Number of GCLKs:                         6  out of     24    25%
 Number of DCMs:                          1  out of      8    12%
 Number of DSP48s:                       31  out of    126    24%

Interfaces and Connectivity

N200/N210

• Gigabit Ethernet

Multiple Device Configuration

• [ADD]

Certifications

RoHS

As of December 1st, 2010 all Ettus Research products are RoHS compliant unless otherwise noted. More information can be found at http://ettus.com/legal/rohs-information

Certificate of Volatility

N200/N210

• Media:volatility USRP N200 N210 r2.pdf

Downloads (FPGA images, E310 images, etc.)

FPGA Resources

UHD Stable Binaries

UHD Source Code on Github

Application Notes

• USRP N Series Quick Start (Daughterboard Installation)