Difference between revisions of "X300/X310"

From Ettus Knowledge Base
Jump to: navigation, search
(→‎Datasheets)
(→‎Datasheets)
Line 79: Line 79:
  
 
|XC7K410T
 
|XC7K410T
 +
|
 
|
 
|
 
|
 
|
Line 85: Line 86:
 
|[http://www.xilinx.com/support/documentation/data_sheets/ds180_7Series_Overview.pdf XC7K410T-2FFG900]
 
|[http://www.xilinx.com/support/documentation/data_sheets/ds180_7Series_Overview.pdf XC7K410T-2FFG900]
 
|FPGA
 
|FPGA
 +
|
 
|
 
|
 
|-
 
|-
Line 90: Line 92:
 
|[http://www.xilinx.com/support/documentation/data_sheets/ds182_Kintex_7_Data_Sheet.pdf XC7K410T-2FFG900]
 
|[http://www.xilinx.com/support/documentation/data_sheets/ds182_Kintex_7_Data_Sheet.pdf XC7K410T-2FFG900]
 
|FPGA
 
|FPGA
 +
|
 
|
 
|
 
|-
 
|-
Line 95: Line 98:
 
|[http://www.analog.com/media/en/technical-documentation/data-sheets/AD7912_7922.pdf AD7922ARMZ]
 
|[http://www.analog.com/media/en/technical-documentation/data-sheets/AD7912_7922.pdf AD7922ARMZ]
 
|12-Bit ADC
 
|12-Bit ADC
 +
|
 
|
 
|
 
|-
 
|-
Line 100: Line 104:
 
|[http://www.analog.com/media/en/technical-documentation/data-sheets/AD5623R_43R_63R.pdf AD5623RBRMZ-3]
 
|[http://www.analog.com/media/en/technical-documentation/data-sheets/AD5623R_43R_63R.pdf AD5623RBRMZ-3]
 
|12-Bit DAC
 
|12-Bit DAC
 +
|
 
|
 
|
 
|-
 
|-
Line 105: Line 110:
 
|[http://www.analog.com/media/en/technical-documentation/data-sheets/AD9146.PDF AD9146]
 
|[http://www.analog.com/media/en/technical-documentation/data-sheets/AD9146.PDF AD9146]
 
|Dual Channel, 16-Bit, 1230 MSPS DAC
 
|Dual Channel, 16-Bit, 1230 MSPS DAC
 +
|
 
|
 
|
 
|-
 
|-
Line 110: Line 116:
 
|[http://www.ti.com/lit/ds/slas635b/slas635b.pdf ADS62P48]
 
|[http://www.ti.com/lit/ds/slas635b/slas635b.pdf ADS62P48]
 
|Dual Channel, 14-Bit 210 MSPS ADC
 
|Dual Channel, 14-Bit 210 MSPS ADC
 +
|
 
|
 
|
 
|-
 
|-
Line 115: Line 122:
 
|[https://www.fairchildsemi.com/datasheets/FI/FIN1002.pdf FIN1002]
 
|[https://www.fairchildsemi.com/datasheets/FI/FIN1002.pdf FIN1002]
 
|High Speed Differential Receiver
 
|High Speed Differential Receiver
 +
|
 
|
 
|
 
|-
 
|-
Line 120: Line 128:
 
|[http://ww1.microchip.com/downloads/en/DeviceDoc/20001203U.pdf 24LC256T]
 
|[http://ww1.microchip.com/downloads/en/DeviceDoc/20001203U.pdf 24LC256T]
 
|EEPROM
 
|EEPROM
 +
|
 
|
 
|
 
|-
 
|-
Line 125: Line 134:
 
|[http://www.ti.com/lit/ds/symlink/lmk04816.pdf LMK04816BISQ/NOPB_1/3]
 
|[http://www.ti.com/lit/ds/symlink/lmk04816.pdf LMK04816BISQ/NOPB_1/3]
 
|Jitter Cleaner With Dual Loop PLLs
 
|Jitter Cleaner With Dual Loop PLLs
 +
|
 
|
 
|
 
|-
 
|-
Line 130: Line 140:
 
|[http://www.micrel.com/_PDF/HBW/sy89547l.pdf SY89547LMGTR]
 
|[http://www.micrel.com/_PDF/HBW/sy89547l.pdf SY89547LMGTR]
 
|MULTIPLEXER
 
|MULTIPLEXER
 +
|
 
|
 
|
 
|-
 
|-
Line 135: Line 146:
 
|[http://www.ti.com/lit/ds/symlink/sn74aup1t17.pdf SN74AUP1T17]
 
|[http://www.ti.com/lit/ds/symlink/sn74aup1t17.pdf SN74AUP1T17]
 
|Single Schmitt-Trigger Buffer Gate
 
|Single Schmitt-Trigger Buffer Gate
 +
|
 
|
 
|
 
|-
 
|-
  
 
|SHIELD-748871-01
 
|SHIELD-748871-01
 +
|
 
|
 
|
 
|
 
|
Line 144: Line 157:
  
 
|NUP4302
 
|NUP4302
 +
|
 
|
 
|
 
|
 
|
Line 150: Line 164:
 
|[http://www.ti.com/lit/ds/symlink/tps54620.pdf TPS54620RGYT]
 
|[http://www.ti.com/lit/ds/symlink/tps54620.pdf TPS54620RGYT]
 
|Synchronous Step Down SWIFT™ Converter
 
|Synchronous Step Down SWIFT™ Converter
 +
|
 
|
 
|
 
|-
 
|-
Line 155: Line 170:
 
|[http://cds.linear.com/docs/en/datasheet/1764fb.pdf LT1764EQ-3.3]
 
|[http://cds.linear.com/docs/en/datasheet/1764fb.pdf LT1764EQ-3.3]
 
|Voltage Regulator
 
|Voltage Regulator
 +
|
 
|
 
|
 
|-
 
|-
Line 160: Line 176:
 
|[http://www.ti.com/lit/ds/symlink/tps7a47.pdf TPS7A47]
 
|[http://www.ti.com/lit/ds/symlink/tps7a47.pdf TPS7A47]
 
|Voltage Regulator
 
|Voltage Regulator
 +
|
 
|
 
|
 
|-
 
|-
Line 165: Line 182:
 
|[http://cds.linear.com/docs/en/datasheet/3603fc.pdf LTC3603EUF_TRPBF]
 
|[http://cds.linear.com/docs/en/datasheet/3603fc.pdf LTC3603EUF_TRPBF]
 
|Monolithic Synchronous Step-Down Regulator
 
|Monolithic Synchronous Step-Down Regulator
 +
|
 
|
 
|
 
|-
 
|-
Line 170: Line 188:
 
|[http://www.ti.com/lit/ds/symlink/tps77625.pdf TPS77625_SM]
 
|[http://www.ti.com/lit/ds/symlink/tps77625.pdf TPS77625_SM]
 
|LOW-DROPOUT VOLTAGE REGULATORS
 
|LOW-DROPOUT VOLTAGE REGULATORS
 +
|
 
|
 
|
 
|-
 
|-
  
 
|TPS511116
 
|TPS511116
 +
|
 
|
 
|
 
|
 
|
Line 180: Line 200:
 
|[http://www.ti.com/lit/ds/symlink/tps79318-ep.pdf TPS79318_SM]
 
|[http://www.ti.com/lit/ds/symlink/tps79318-ep.pdf TPS79318_SM]
 
|LOW-DROPOUT LINEAR REGULATORS
 
|LOW-DROPOUT LINEAR REGULATORS
 +
|
 
|
 
|
 
|-
 
|-
  
 
|HDR2X7-761985-01
 
|HDR2X7-761985-01
 +
|
 
|
 
|
 
|
 
|
Line 189: Line 211:
  
 
|FT223HQ
 
|FT223HQ
 +
|
 
|
 
|
 
|
 
|

Revision as of 20:47, 7 May 2016

Device Overview

The Ettus Research USRP X310 is a high-performance, scalable software defined radio (SDR) platform for designing and deploying next generation wireless communications systems. The hardware architecture combines two extended-bandwidth daughterboard slots covering DC – 6 GHz with up to 120 MHz of baseband bandwidth, multiple high-speed interface options (PCIe, dual 10 GigE, dual 1 GigE), and a large user-programmable Kintex-7 FPGA in a convenient desktop or rack-mountable half-wide 1U form factor.

Key Features

X300

  • Xilinx Kintex-7 XC7K325T FPGA
  • 14 bit 200 MS/s ADC
  • 16 bit 800 MS/s DAC
  • Frequency range: DC - 6 GHz with suitable daughterboard
  • Up 120MHz bandwidth per channel
  • Two wide-bandwidth RF daughterboard slots
  • Optional GPSDO
  • Multiple high-speed interfaces (Dual 10G, PCIe Express, ExpressCard, Dual 1G)
Product x300.jpg

X310

  • Xilinx Kintex-7 XC7K410T FPGA
  • 14 bit 200 MS/s ADC
  • 16 bit 800 MS/s DAC
  • Frequency range: DC - 6 GHz with suitable daughterboard
  • Up 120MHz bandwidth per channel
  • Two wide-bandwidth RF daughterboard slots
  • Optional GPSDO
  • Multiple high-speed interfaces (Dual 10G, PCIe Express, ExpressCard, Dual 1G)
Product x310.jpg

Compatible Daughterboards

  • WBX-120 / WBX-40
  • SBX-120 / SBX-40
  • CBX-120 / CBX-40
  • UBX-160 / UBX-40
  • BasicTX / BasicRX
  • LFRX / LFTX

RF Specifications

RF Performance (with SBX-120)

  • SSB/LO Suppression -35/50 dBc
  • Phase Noise 3.5 GHz 1.0 deg RMS
  • Phase Noise 6 GHz 1.5 deg RMS
  • Power Output >10dBm
  • IIP3 (@ typ NF) 0dBm
  • Typical Noise Figure 8dB


Clocks and Samples Rates

  • FIXME NEEL

Physical Specifications

Dimensions

27.7 x 21.8 x 3.9 cm

Environmental Specifications

Operating Temperature Range

  • X300/X310 0-40 °C

Schematics

X300/X310

X300/X310 Schematics

Datasheets

Part Number Description Schematic ID Schematic Page
XC7K325T
XC7K410T
XC7K410T-2FFG900 FPGA
XC7K410T-2FFG900 FPGA
AD7922ARMZ 12-Bit ADC
AD5623RBRMZ-3 12-Bit DAC
AD9146 Dual Channel, 16-Bit, 1230 MSPS DAC
ADS62P48 Dual Channel, 14-Bit 210 MSPS ADC
FIN1002 High Speed Differential Receiver
24LC256T EEPROM
LMK04816BISQ/NOPB_1/3 Jitter Cleaner With Dual Loop PLLs
SY89547LMGTR MULTIPLEXER
SN74AUP1T17 Single Schmitt-Trigger Buffer Gate
SHIELD-748871-01
NUP4302
TPS54620RGYT Synchronous Step Down SWIFT™ Converter
LT1764EQ-3.3 Voltage Regulator
TPS7A47 Voltage Regulator
LTC3603EUF_TRPBF Monolithic Synchronous Step-Down Regulator
TPS77625_SM LOW-DROPOUT VOLTAGE REGULATORS
TPS511116
TPS79318_SM LOW-DROPOUT LINEAR REGULATORS
HDR2X7-761985-01
FT223HQ

GPSDO

  • Support GPSDO NMEA Strings
  • Add JacksonLabs LC_XO Link


Mechanical Info

Weight

With 2x SBX-120: 1.7kg

Drawings

FPGA

  • Utilization statistics are subject to change between UHD releases, current as of UHD 3.9.4

X300

1. Slice Logic
--------------

+----------------------------+-------+-----------+-------+
|          Site Type         |  Used | Available | Util% |
+----------------------------+-------+-----------+-------+
| Slice LUTs                 | 61622 |    203800 | 30.23 |
|   LUT as Logic             | 52887 |    203800 | 25.95 |
|   LUT as Memory            |  8735 |     64000 | 13.64 |
|     LUT as Distributed RAM |  1878 |           |       |
|     LUT as Shift Register  |  6857 |           |       |
| Slice Registers            | 62961 |    407600 | 15.44 |
|   Register as Flip Flop    | 62961 |    407600 | 15.44 |
|   Register as Latch        |     0 |    407600 |  0.00 |
| F7 Muxes                   |  1209 |    101900 |  1.18 |
| F8 Muxes                   |   150 |     50950 |  0.29 |
+----------------------------+-------+-----------+-------+

3. Memory
---------

+-------------------+------+-----------+-------+
|     Site Type     | Used | Available | Util% |
+-------------------+------+-----------+-------+
| Block RAM Tile    |  409 |       445 | 91.91 |
|   RAMB36/FIFO*    |  398 |       445 | 89.43 |
|     RAMB36E1 only |  398 |           |       |
|   RAMB18          |   22 |       890 |  2.47 |
|     RAMB18E1 only |   22 |           |       |
+-------------------+------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-----------+-------+
|    Site Type   | Used | Available | Util% |
+----------------+------+-----------+-------+
| DSPs           |  123 |       840 | 14.64 |
|   DSP48E1 only |  123 |           |       |
+----------------+------+-----------+-------+

X310

1. Slice Logic
--------------

+----------------------------+-------+-----------+-------+
|          Site Type         |  Used | Available | Util% |
+----------------------------+-------+-----------+-------+
| Slice LUTs                 | 61616 |    254200 | 24.23 |
|   LUT as Logic             | 52885 |    254200 | 20.80 |
|   LUT as Memory            |  8731 |     90600 |  9.63 |
|     LUT as Distributed RAM |  1878 |           |       |
|     LUT as Shift Register  |  6853 |           |       |
| Slice Registers            | 62958 |    508400 | 12.38 |
|   Register as Flip Flop    | 62958 |    508400 | 12.38 |
|   Register as Latch        |     0 |    508400 |  0.00 |
| F7 Muxes                   |  1209 |    127100 |  0.95 |
| F8 Muxes                   |   150 |     63550 |  0.23 |
+----------------------------+-------+-----------+-------+

3. Memory
---------

+-------------------+------+-----------+-------+
|     Site Type     | Used | Available | Util% |
+-------------------+------+-----------+-------+
| Block RAM Tile    |  409 |       795 | 51.44 |
|   RAMB36/FIFO*    |  398 |       795 | 50.06 |
|     RAMB36E1 only |  398 |           |       |
|   RAMB18          |   22 |      1590 |  1.38 |
|     RAMB18E1 only |   22 |           |       |
+-------------------+------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-----------+-------+
|    Site Type   | Used | Available | Util% |
+----------------+------+-----------+-------+
| DSPs           |  123 |      1540 |  7.98 |
|   DSP48E1 only |  123 |           |       |
+----------------+------+-----------+-------+

Interfaces and Connectivity

Follow the links below for additional information on configuring each interface for the USRP X300 or X310 SDRs.

Multiple Device Configuration

  • [ADD]

Certifications

RoHS

As of December 1st, 2010 all Ettus Research products are RoHS compliant unless otherwise noted. More information can be found at http://ettus.com/legal/rohs-information

Certificate of Volatility

X300/X310

Downloads

FPGA Resources

UHD Stable Binaries

UHD Source Code on Github

Choosing USRP X310 vs USRP X300

In terms of host bandwidth, interface options, and all other hardware features the USRP X300 and USRP 310 are identical. However, the USRP X310 provides a larger FPGA, a Xilinx XC7K410T, as opposed to XC7K325T. While both options provide a significant amount of free resources for custom FPGA development, the XC7K410T provides additional design margin, which translates to ease of development and future expandability. Most users choose the USRP X310 for their development.

USRP X300 and X310 FPGA Resource Summary
Resource Type USRP X300 (XC7K325T) USRP X310 (XC7K410T)
Count Count
DSP48 Blocks 840 1540
Block Rams (18kB) 890 1590
Logic Cells 326,080 406,720
Slices (logic) 50,950 63,550

For up-to-date information on FPGA resource utilization in the stock FPGA design, please see "USRP 300/X310 FPGA Resources" in the Ettus Research knowledge base (ettus.com/kb).

Choosing an RF Daughterboard

With the increased sample rates used by the USRP X300 and USRP X310, these new device can support extended-bandwidth daughterboards. The WBX-120, SBX-120, and CBX-120 are recommended to take advantage of the full bandwidth capability of the USRP X300 and X310. The WBX-120, SBX-120, and CBX-120 have been upgraded from their predecessors (40 MHz) to use 120 MHz baseband filters. You can select your daughterboard based on the center frequency of your primary application.

Daughterboard Frequency Range Bandwidth
WBX-120 50 MHz - 2200 MHz 120 MHz
SBX-120 400 MHz - 4400 MHz 120 MHz
CBX-120 1200 MHz - 6000 MHz 120 MHz

If your application is in the HF frequency range, the LFRX and LFTX are recommended for up to 30 MHz of bandwidth per channel. The BasicRX and BasicTX are ideal for configurations that use an external frontend for tuning and filtering with either an IF or baseband interface.

The USRP X300 and X310 are backward compatible with legacy daughterboards except for the RFX Series and XCVR2450. Please note, while there are two daughterboard slots, the USRP X300/X310 can only support a single TVRX2.


If you plan to transmit or receive over the air, you should also purchase an antenna.

Choosing a Host Interface

The USRP X300/X310 provide three interface options – 1 Gigabit Ethernet (1 GigE), 10 Gigabit Ethernet (10 GigE), and PCI-Express (PCIe). Generally, Ettus Research recommends using 10 GigE to achieve the maximum throughput available from the USRP X300/X310. PCIe is recommended for applications that require the lowest possible latency, which is a desirable characteristic for PHY/MAC research. If your application does not require the full bandwidth of the USRP ™ X300 and X310, the 1 GigE interface serves as a cost-effective fall-back option. Ettus Research provides a complete interface kit for each of these options, which is also shown in Table 3.

Table 3 - Interface Performance Summary
Interface Throughput (MS/s @ 16-bit) Target Recommended Kit
1 Gigabit 25 MS/s Desktop/Laptop Components provided with USRP X300/X310 kit.

For additional connections, purchase the following: SFP Adapter + GigE Cable

10 Gigabit 200 MS/s Desktop 10 GigE Interface Kit
PCI-Express

(PCIe, 4 lane)

200 MS/S Desktop PCI-Express Desktop Kit
Express Card

(PCIe, 1 lane)

50 MS/s Laptop ExpressCard Kit


Connectivity 2.png
Figure 2 - Host Interface Options

International Power Supply Options

The power supply provided with the USRP X300/X310 kit is packaged with a power cord that is compatible with power outlets in the US/Japan. If you are not using the USRP X300/X310 in the US/Japan, we recommend purchasing the International USRP X300/X310 Power Cord set.

Option: GPS Disciplined, Oven-Controlled Oscillator (GPSDO)

The USRP X300 and USRP X310 provide the option to integrate a high-accuracy GPS-disciplined oscillator (GPSDO). The GPSDO improves the accuracy of the internal frequency reference to 20 ppb, or 0.1 ppb if the GPS is synchronized to the GPS constellation. When synchronized to the GPS constellation, all USRP ™ devices will also be synchronized in time within 50 ns.

Internal TCXO GPS-Disciplined Clock
Frequency Reference TCXO OCXO
Frequency Accuracy ± 2.5ppm

± 2,500 Hz @ 1 GHz

± 20 ppb

± 20 Hz @ 1 GHz

Frequency Accuracy ± 0.01ppb
(GPS-Disciplined) ~ ± 0.01 Hz @ 1 GHz
GPS Time Sync Accuracy ±50ns to UTC Time**
10 MHz Reference Phase Drift with GPS Sync <±20ns After 1 Hour**

Option: Antenna Kit for GPSDO

The GPSDO Mini Kit will improve the accuracy of the USRP reference clock, even if it does not receive signals from the GPS Constellation. However, to achieve the best accuracy possible, and to achieve global timing alignment across multiple USRPs, Ettus Research recommends the GPSDO Mini Antenna Kit.

Option: General Purpose Input/Output (GPIO) Kit

The USRP X300 and X310 include a DB15 connector on the front panel that provides convenient access to GPIO signals. Each pin can be configured as an input or output, uses 3.3V-level logic, and is protected with basic anti-static circuitry. These pins can be used to control external devices like RF switches and amplifiers, trigger software events on the host, or even provide basic debugging functionality. The USRP GPIO Kit is an affordable option that provides access to these signals with a DB15 cable and a breakout board. The breakout board allows the user to connect external devices through a terminal block. The user can also solder wires and components into the dedicated prototyping area.

Option: Cables for MIMO Expansion

Multiple USRP X300/X310s can be synchronized for coherent operation by sharing a common 10 MHz and 1 PPS signal. We recommend using a star-distribution topology with an OctoClock or OctoClock-G, as seen in Figure 4. This requires matched length cables to be used for both 10 MHz and 1 PPS.

For more information about MIMO operation, please see the MIMO and Synchronization Application Note.

8mimo.png
Figure 4 - Star-Distribution of 10 MHz/PPS Signals with OctoClock

Option: USRP X300/X310 Rackmount

The USRP X300/X310 was designed to use a convenient half-wide 1U rack-mount form factor. This allows developers to build high-density MIMO systems in a neat and well organized setup. If the user will be developing in a lab environment, or building a high-channel count system, the 1U Rackmount Assembly is recommended. However, if the user plans to work with the USRP X300/X310 on a desk, the rackmount is not required. Rubber standoffs are mounted on the USRP X300/X310 to avoid direct contact and surface scratching.

Guidance on SFP+ Adapters for Fiber Connectivity on USRP X300/X310

Ettus Research currently offers direct-connect, copper cabling accessories for the USRP X300 and USRP X310. However, it is also possible to use multi-mode fiber instead of copper connections for these devices. In this document, we will provide general guidance on the types of fiber adapters and cables that can be used with these products. General Guidance on SFP+ Adapters

The USRP X Series is compatible with most brands of SFP+ fiber adapters. In some cases, other equipment in the systems such as 1/10 Gigabith Ethernet switches are only compatible with specific brands of SFP+ adapters and cables. As a general rule, we recommend checking compatibility with the switches and network cards in your system before purchasing an adapter.

Ettus Research does test the USRP X Series devices with our 10 Gigabit Ethernet Connectivity Kit and a Blade Networks G8124 1/10 GigE switch. Here are is a list of known-good cables and adapters.

Ettus Research has only tested multi-mode fiber accessories.

Known-Good Adapters

Known-Good Cables

FAQ

https://www.ettus.com/kb/detail/usrp-x300x310-faq

USRP™ X300 and USRP™ X310 SDRs Frequently Asked Questions

  • What is the bandwidth of the USRP X300/X310

The ADC rate on each analog RX channel is 200 MS/s quadrature, which provides a theoretical analog bandwidth of approximately 80% of the Nyquist bandwidth of +/- 100 MHz (+/- 80 MHz around the center frequency). The resulting maximum theoretical analog bandwidth is 160 MHz. The actual analog bandwidth may be reduced due the RF daughterboard selected.

RF Daughterboard Bandwidths: See the daughterboard specifications [link]

FPGA Processing Bandwidth: Up to 200 MS/s quadrature.

Host Bandwidth: Up to 200 MS/s quadrature, dependent on selected interface

For more information about achieving the maximum bandwidth with a USRP X300/X310, please see the "USRP X300/X310 Configuration Guide" or the "USRP System Bandwidth" application note.

  • How can I program the USRP X300/X310

Like all other USRP models, the USRP X300 and X310 are compatible with the USRP Hardware Driver™ (UHD) architecture. The UHD architecture is a common driver that allows users to develop and execute applications on a host-PC. UHD provides a direct C++ API to control and stream to/from the USRP X300/X310. It also provides compatibility with a variety of third-party software frameworks including GNU Radio, LabVIEW, and Matlab. You may also customize the FPGA image provided with UHD to integrate your own signal processing. For more information about UHD, and supported software frameworks, please see:

http://files.ettus.com/manual/

  • How do I update the FPGA images and firmware with the latest from UHD

You can find more information about updating the FPGA image through PCIe, 1/10 GigE, and JTAG here.

  • How can I modify the FPGA of the USRP X300/X310

The source code (Verilog) for the USRP X300/X310 is available in the UHD repository. The USRP X300/X310 requires ISE 14.4 or newer. The build process leverages the existing CMAKE build system used to compile the host-side driver. A Linux-based setup will provide the best results.

  • How much free space is available in the USRP X300/X310 FPGA

Please see the USRP X300/X310 FPGA resources page for more information.

  • What type of PC setup is recommended for use with the USRP X300/X310

The type of PC required depends heavily on the complexity and bandwidth of the application. To demonstrate the USRP X300/X310, we typically use a desktop computer with a quadcore i7, 8+ GB of DDR3, and install the PCIe interface card that is also provide with the 10 GigE, PCIe, and ExpressCard interface kits.

  • What frequency range does the USRP X300/X310 cover

The frequency range depends on the daughterboard select by the users. For more information, please see the USRP X300/X310 Configuration Guide.

  • What components do I need to purchase for a complete USRP X300/X310 system

For a more comprehensive guide, please see the USRP X300/X310 Configuration Guide.

  • What is the difference between the USRP X300/X310

The USRP X310 includes a larger Kintex-7 series FPGA (XC7K410T) with additional development resources for more complex designs. The USRP X300 includes the smaller XC7K325T FPGA.

Retrieved from "https://kb.ettus.com/index.php?title=X300/X310&oldid=2029"