Difference between revisions of "UHD"

From Ettus Knowledge Base
Jump to: navigation, search
(3.9.0)
(3.9.0)
Line 25: Line 25:
 
|-
 
|-
 
|GCC
 
|GCC
 +
|4.8
 +
|-
 
|Visual Studio
 
|Visual Studio
 +
|2012 v12
 +
|-
 
|Clang
 
|Clang
 +
|3.3
 +
|-
 
|CMake
 
|CMake
 +
|2.8
 +
|-
 
|Boost
 
|Boost
 +
|1.53
 +
|-
 
|LibUSB
 
|LibUSB
 +
|1.0
 +
|-
 
|Mako
 
|Mako
 +
|0.5.0
 +
|-
 
|Doxygen
 
|Doxygen
 +
|1.8
 +
|-
 
|Xilinx Vivado
 
|Xilinx Vivado
|UHD FPGA
+
|x.xx
 
|-
 
|-
|4.8
+
|UHD FPGA
|2012 v12
+
|3.3
+
|2.8
+
|1.53
+
|1.0
+
|0.5.0
+
|1.8
+
|x.xx
+
 
|x.xx
 
|x.xx
 +
|-
 
|}
 
|}
  

Revision as of 12:12, 13 April 2016

Overview

UHD is the free & open-source software driver and API for the Universal Software Radio Peripheral (USRP™) SDR platform, created and sold by Ettus Research.

UHD supports all Ettus Research USRP™ hardware, including all motherboards and daughterboards, and the combinations thereof.

UHD is primarily developed on Linux, but we also test and support the following operating systems.

  • Linux (Fedora and Ubuntu)
  • Mac OS X (PPC and Intel)
  • Windows 7

Other operating systems will most likely work, too, but are not officially supported.

Github: https://github.com/EttusResearch/uhd

Manual: http://files.ettus.com/manual/index.html

Dependencies

  • Compatible with Python 2.7 / Python 3.4

3.9.0

Dependency Minimum Version
GCC 4.8
Visual Studio 2012 v12
Clang 3.3
CMake 2.8
Boost 1.53
LibUSB 1.0
Mako 0.5.0
Doxygen 1.8
Xilinx Vivado x.xx
UHD FPGA x.xx

3.9.1

  • GCC >= 4.8
  • Visual Studio >= 2012 v12
  • Clang >= 3.3
  • CMake >= 2.8
  • Boost >= 1.53
  • LibUSB >= 1.0
  • Mako >= 0.5.0
  • Doxygen >= 1.8
  • Xilinx Vivado
  • UHD FPGA: x.x

3.9.2

  • GCC >= 4.8
  • Visual Studio >= 2012 v12
  • Clang >= 3.3
  • CMake >= 2.8
  • Boost >= 1.53
  • LibUSB >= 1.0
  • Mako >= 0.5.0
  • Doxygen >= 1.8
  • Xilinx Vivado
  • UHD FPGA: x.x

3.9.3

  • GCC >= 4.8
  • Visual Studio >= 2012 v12
  • Clang >= 3.3
  • CMake >= 2.8
  • Boost >= 1.53
  • LibUSB >= 1.0
  • Mako >= 0.5.0
  • Doxygen >= 1.8
  • Xilinx Vivado
  • UHD FPGA: x.x